Loading...
News Article

New Wooptix Poster at SPIE Advanced Lithography and Patterning

News

Jan O. Gaudestad will present the Poster “A new optical metrology technique for measuring the shape of a lithography photomask”.

SPIE Advanced Lithography and Patterning Conference, taking place between February 25th and February 28th in San Jose (California), will attract attention from the entire semiconductor lithography and metrology industry. Its lineup of speakers are world-class leaders such as Anne Kelleher from Intel Corp, Todd Younkin from Semiconductor Research Corporation, and Chan Hwang from Samsung.

As part of this significant event, Wooptix will present a poster titled "New optical metrology technique for measuring the shape of a lithography photomask." The presentation will take place on the 28th at 5:30 PM in the Convention Center, Hall 2.

Jan O. Gaudestad, VP Business Development Manager, states: "Wafer overlay errors due to non-flatness and thickness variations of a mask need to be minimized to achieve good on-product overlay (OPO). Due to the impact on overlay errors inherent in all reflective lithography systems, EUV reticles will need to adhere to flatness specifications below 10nm, values which are nearly impossible to meet using current tooling infrastructure with current state-of-the-art reticles reporting Peak-to-Valley (PV) flatness of around 60nm²."

Through Wooptix' poster, "We introduce a new technique, called Wave Front Phase Imaging (WFPI), that will generate a shape map with 810 thousand data points on an 86.4mm× 86.4mm area on an optical photomask with 96µm spatial resolution with a total data acquisition time of 14 seconds," Gaudestad emphasizes.

The team involved in the paper includes Guillermo Castro, Miguel Jiménez, Kiril Ivanov, Juan M. Trujillo, José Manuel Rodríguez Ramos, and Jan Olaf Gaudestad, who is also the presenter that day.

Jan O. Gaudestad is based in San Francisco, US, and is responsible of the VP of Business Development for Wooptix. Before Wooptix, he was Director of BD at a VR startup and prior he worked on strategic accounts for motion sensors at InvenSense/TDK. He spent 14 years at Neocera, a backend semiconductor equipment maker where he was part of the team raising $13 million in 2002 to commercialize his graduate research work.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: