Loading...
News Article

EU Consortium accepting Edge-AI design proposals

News

A new European Union consortium created to accelerate the development of next-generation, edge-AI technologies is installing cleanroom tools and gearing up to design, evaluate, test and fabricate new circuits from across Europe.

Coordinated by the EU’s four leading research and technology organizations (RTOs), France’s CEA-Leti, Germany’s Fraunhofer-Gesellschaft, Belgium-headquartered imec and Finland’s VTT, the PREVAIL project is a networked, multi-hub platform providing prototype chip fabrication capability in advanced artificial technology to EU stakeholders. In most cases, the technology offer will be based on commercial foundry processes, and advanced technology modules will be enhanced in the cleanrooms of the project partners.

“The PREVAIL project’s ultimate goal is to position Europe with an easy-access, advanced manufacturing infrastructure enabling users to make early research samples of innovative and trustworthy products and accelerate their commercialization,” said Sergio Nicoletti, CEA-Leti business development manager and PREVAIL project manager. “And while bringing their cutting-edge technologies to a higher maturity level and giving users the possibility to fabricate and test AI prototypes based on these technologies, the RTOs are reaping the benefits of technological cross-fertilization.”

“In addition to providing high-performance, low-power edge components and technologies to support the massive data-processing requirements of AI, the project will help energize the EU’s digital transformation, a precursor to the goals of the European Chips Act,” he said.

Launched at the end of 2022, the project is leveraging the RTOs’ advanced 300 mm fabrication, design and test facilities and related expertise to create the Testing and Experimentation Facility for Edge-AI Hardware (TEF Edge AI HW). This network will validate new high-performance, low-power, edge-AI components and support an infrastructure capable of fabricating early research prototype samples for testing in innovative edge-AI applications.

Nicoletti said the consortium is working with selected SMEs, the RTOs’ industrial partners and academic labs to prepare early designs that will be used to test fabrication equipment in the RTOs’ facilities. The project plans to open access widely for EU designers by May 2026.

While 80 percent of the project’s budget targets equipment suited for design, testing and fabrication of edge-AI devices, the project also will dramatically reinforce the readiness of the RTOs to equip their new pilot lines for developing 3D technologies, which also are envisioned in the chips act.

Key Project Components

In addition to fabricating advanced edge-AI applications and creating the platform’s TEF Edge AI HW, the consortium will provide process design kits (PDKs) compatible with standard commercial CAD tools and all the elements necessary for full chip design. A user-interface team will manage relationships among the developers of next-generation, edge-AI solutions and the consortium.

PREVAIL is the EU’s first step to link the RTO’s different infrastructures and synchronize and coordinate their investments to minimize duplication, and to jointly increase the technology readiness levels (TRLs) of tools in development. The nearly €156 million ($169.3 million) cost of the 42-month project will be shared by the RTOs’ countries and the European Commission. Approximately 80 percent of this funding is CAPEX invested in new tools suited for edge-AI devices.

PREVAIL’s Founding Members

CEA: The French research organization in energy, defense & security, information technologies and health technologies is coordinator of the project.

CEA-Leti: The consortium is managed by CEA-Leti, which has about 11,000 m2 of cleanroom space and 300 mm fabrication capabilities equipped with more than 150 tools to prototype advanced hardware. This specialty is supported by a nano-characterization platform specializing in physical-chemical characterization techniques.

Fraunhofer-Gesellschaft: Four Fraunhofer units in the Fraunhofer Group for Microelectronics are participating in the initial phase of the PREVAIL project: Fraunhofer IPMS’s Center Nanoelectronic Technologies (CNT), and Fraunhofer IZM-ASSID, the Center All Silicon System Integration Dresden, which will contribute with their 300 mm fabrication lines for CMOS compatible nanoelectronic technologies and advanced 3D wafer-level system integration. Fraunhofer EMFT will contribute chip-to-foil integration and physical analysis for trust, and Fraunhofer IIS will contribute by designing, measuring and testing CMOS integrated circuits enabled by its design and test experience in advanced semiconductor technologies down to 22nm.

Imec: With about 12,000 m2 of cleanroom space, including a fully equipped 300 mm infrastructure, imec provides world-leading R&D on next-generation technology nodes serving the entire semiconductor ecosystem. The institute is applying its memory, 3D and photonics departments and unit process module department to help define PREVAIL’s technical offering.

VTT Technical Research Centre of Finland Ltd operates in several research fields. Its Microelectronics and Quantum Technology Division and the Safe and Connected Society unit are participating in the consortium’s work. With deep system and connectivity expertise, VTT enables the consortium to renew the connectivity testbed with the latest edge-computing development equipment tools and 5G evolution network technology updates.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: