Loading...
News Article

Tata Group to build India’s first indigenous facility in Assam

News

INR 27,000 crore investment in a greenfield facility in Assam for assembly and testing of semiconductor chips for applications across automotive, mobile devices, artificial intelligence (AI), and other key segments to serve customers globally.

In a significant step towards creating an end-to-end semiconductor manufacturing ecosystem in India, Government of India has approved a proposal by Tata Electronics to build a state-of-the-art, greenfield semiconductor assembly and test facility in Jagiroad, Assam. The facility will be built with an investment outlay of INR 27,000 crore and is expected to generate over 27,000 direct and indirect jobs in the region.

Tata Electronics Pvt Ltd (wholly owned subsidiary of Tata Sons Pvt Ltd) will build this facility focusing on three key platform technologies - Wire Bond, Flip Chip, and a differentiated offering called Integrated Systems Packaging (ISP), with plans of expanding the roadmap to advanced packaging technologies in the future. These technologies are extremely critical for key applications in India – like automotive (especially electric vehicles), communications, network infrastructure and others. Tata Electronics has already made significant investments in indigenous technology development for all these platforms and has put together a very credible team with over 1,000+ years of global domain experience to drive this project. The proposed facility will serve the growing global demands across key market segments like AI, industrial, and consumer electronics.

The construction of the facility is scheduled to start this year with the first phase of the facility becoming operational by mid-2025 and will provide an immense boost to industrialization in North-East India. The project is envisioned under the Government of India’s Semiconductor policy being driven by the India Semiconductor Mission and the Government of Assam’s Electronics policy.

Semiconductor assembly and test is a critical part of the semiconductor value chain where wafers manufactured by semiconductor fabs are assembled or packaged and then tested before they are finally used in the desired product. Innovations in semiconductor assembly and test are driving increased performance, reduced form factor, and reduced costs of semiconductor chips.

Commenting on the announcement, N Chandrasekaran, Chairman, Tata Sons said, “We are in a unique time for the electronics manufacturing market globally and the world is seeking a more secure and resilient electronics supply chain. With our announcement of the semiconductor fab and this strategic project in semiconductor assembly and test, we will be enabling our global customers to base a key part of their semiconductor value chain in India. Alongside mitigating global supply chain risks, I am confident that this project will have a transformational impact towards technology led industrialization and job creation in the Northeast in particular.

Under the decisive leadership of Hon’ble Prime Minister Shri Narendra Modi, the Government of India has developed a comprehensive central and state semiconductor policy. This along with support from Ministry of Electronics and Information Technology, India Semiconductor Mission and the Government of Assam has made this announcement possible.”

Dr Randhir Thakur, CEO & MD, Tata Electronics said, “The strategy of serving across the semiconductor value chain is our differentiator and will enable Tata Electronics to deliver complete system offerings to customers. We have a critical window of opportunity where we see tremendous customer pull from global players for manufacturing in India and we plan to capitalize on this opportunity and leapfrog through technology innovation. This investment will go a long way in putting India on the map of global semiconductor manufacturing and in spurring a complete domestic ecosystem for high technology manufacturing while being an enabler for the indigenous product ecosystem.”

The proposed facility in Jagiroad is strategically located with access to abundant water and green power – a key sustainability consideration for the Tata group and its customers globally. Assam is also closer to the current semiconductor packaging & test hubs in countries like Taiwan, Malaysia, Vietnam, and Singapore. Assam has technical and engineering workforce available from the entire North-East India, providing a stable talent pool for this project as well as the ecosystem development that this project will seed. This new initiative from Tata Electronics will bring to India a portfolio of cutting-edge semiconductor technologies, advanced skill set and talent, and a network of semiconductor manufacturing suppliers and ecosystem partners, resulting in foundational development of indigenous semiconductor ecosystem in India. This Assembly & Test facility will be able to directly ship semiconductor chips to end-users and OEMs (Original Equipment Manufacturers) in India and the world.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: