Loading...
News Article

Advanced packaging advances next wave of innovation in global chips manufacturing

News

Arizona State University (ASU) and Deca Technologies (Deca)are collaborating to create North America’s first fan-out wafer-level packaging (FOWLP) research and development centre.

The new Center for Advanced Wafer-Level Packaging Applications and Development is set to catalyze innovation in the United States, expanding domestic semiconductor manufacturing capabilities and driving advancements in cutting-edge fields such as artificial intelligence, machine learning, automotive electronics and high-performance computing.

The center will combine state-of-the-art advanced-packaging technology, equipment, processes, materials, expertise and training, fostering the development of new capabilities from proof of concept to pilot scale. ASU is the first university implementation of Deca’s M-SeriesÔ fan-out and Adaptive Patterning® technologies under the Microelectronics Commons, a network of regional technology hubs coordinated to deliver on projects requested by the Department of Defense as part of the CHIPS and Science Act, the federal legislation which aims to expand America’s global leadership in microelectronics.

The new center will include integration with the university’s MacroTechnology Works center at ASU Research Park in Tempe and will provide enhanced capability that will advance projects within the ASU-led Southwest Advanced Prototyping (SWAP) Hub, part of the Microelectronics Commons.

“This is at the heart of the next generation of innovation in microelectronics and everything it enables,” said Zak Holman, vice dean for research and innovation for ASU’s Ira A. Fulton Schools of Engineering. “Deca has developed a unique technology, and ASU brings extraordinary capacity that will provide the resources to leverage Deca’s technology in ways that will be a differentiator for the work we are doing together through the SWAP Hub.”

The initiative also offers a workforce-development opportunity with ASU faculty and students engaging in the work being done, providing training for the growing number of technicians who are needed domestically, including in metro Phoenix, which is home to Intel, TSMC, Amkor and other companies.

In collaboration with Deca, ASU is committed to establishing onshore access to these advanced-packaging capabilities. This entails acquiring, installing and implementing a comprehensive set of process and metrology equipment at the facility, capable of accommodating both 200mm and 300mm device wafer formats, as well as 300mm M-Series molded fan-out wafers, providing unparalleled flexibility for a diverse range of customers and applications.

“With the industry’s leading fan-out technology1 as a foundation, we’re excited about the possibilities this new center brings to Arizona as well as the broader U.S. semiconductor industry,” commented Tim Olson, Deca’s founder and CEO. “Through ASU and Deca’s collaboration, unprecedented access for industry, academia, government and others opens the door to accelerate innovation and bolster U.S. technology leadership.”

Deca’s first-generation M-Series FOWLP is widely adopted in leading smartphones around the globe. The Gen 2 M-Series including Adaptive Patterning technology brings unprecedented scaling to higher densities for heterogeneous integration and chiplet applications.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: