+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

Advanced packaging advances next wave of innovation in global chips manufacturing

News

Arizona State University (ASU) and Deca Technologies (Deca)are collaborating to create North America’s first fan-out wafer-level packaging (FOWLP) research and development centre.

The new Center for Advanced Wafer-Level Packaging Applications and Development is set to catalyze innovation in the United States, expanding domestic semiconductor manufacturing capabilities and driving advancements in cutting-edge fields such as artificial intelligence, machine learning, automotive electronics and high-performance computing.

The center will combine state-of-the-art advanced-packaging technology, equipment, processes, materials, expertise and training, fostering the development of new capabilities from proof of concept to pilot scale. ASU is the first university implementation of Deca’s M-SeriesÔ fan-out and Adaptive Patterning® technologies under the Microelectronics Commons, a network of regional technology hubs coordinated to deliver on projects requested by the Department of Defense as part of the CHIPS and Science Act, the federal legislation which aims to expand America’s global leadership in microelectronics.

The new center will include integration with the university’s MacroTechnology Works center at ASU Research Park in Tempe and will provide enhanced capability that will advance projects within the ASU-led Southwest Advanced Prototyping (SWAP) Hub, part of the Microelectronics Commons.

“This is at the heart of the next generation of innovation in microelectronics and everything it enables,” said Zak Holman, vice dean for research and innovation for ASU’s Ira A. Fulton Schools of Engineering. “Deca has developed a unique technology, and ASU brings extraordinary capacity that will provide the resources to leverage Deca’s technology in ways that will be a differentiator for the work we are doing together through the SWAP Hub.”

The initiative also offers a workforce-development opportunity with ASU faculty and students engaging in the work being done, providing training for the growing number of technicians who are needed domestically, including in metro Phoenix, which is home to Intel, TSMC, Amkor and other companies.

In collaboration with Deca, ASU is committed to establishing onshore access to these advanced-packaging capabilities. This entails acquiring, installing and implementing a comprehensive set of process and metrology equipment at the facility, capable of accommodating both 200mm and 300mm device wafer formats, as well as 300mm M-Series molded fan-out wafers, providing unparalleled flexibility for a diverse range of customers and applications.

“With the industry’s leading fan-out technology1 as a foundation, we’re excited about the possibilities this new center brings to Arizona as well as the broader U.S. semiconductor industry,” commented Tim Olson, Deca’s founder and CEO. “Through ASU and Deca’s collaboration, unprecedented access for industry, academia, government and others opens the door to accelerate innovation and bolster U.S. technology leadership.”

Deca’s first-generation M-Series FOWLP is widely adopted in leading smartphones around the globe. The Gen 2 M-Series including Adaptive Patterning technology brings unprecedented scaling to higher densities for heterogeneous integration and chiplet applications.

Reality AI Explorer Tier offers free AI/ML development access
AEM introduces new generation of Automated Burn-In Systems
NPUs are emerging as the main rival to Nvidia’s AI dominance, says DAI Magister
Camtek receives a $20M order from a Tier-1 OSAT
Free samples of every STMicroelectronics NPI IC available from Anglia
NY CREATES and SEMI sign MoU
Major government investment to 'propel' Canada
QuickLogic announces $5.26 million contract award
ASNA and Athinia collaborate
Global sales forecast to reach record $109 billion in 2024
AMD to acquire Silo AI
Nanotronics unveils 'groundbreaking' Gen V AI Model
Aitomatic unveils SemiKong
Biden-Harris Administration reveals first CHIPS for America R&D facilities and selection processes
Collaboration to produce cutting-edge AI accelerator chips
Oxford Ionics breaks global quantum performance records
Adeia wins ECTC Award for paper on “Fine Pitch Die-to-Wafer Hybrid Bonding”
AEM introduces new generation of Automated Burn-In Systems
Sydney council forges vital semiconductor agreement
EV Group's EVG880 LayerRelease wins 2024 Best of West
Biden-Harris Administration to invest up to $1.6 billion
Cyient sets up subsidiary for semiconductor business
EMD Electronics network leaders honoured
Accenture acquires Cientra
Introducing Park FX200
Deep learning chipset market to surge to $72.8 billion by 2033
PI Innovation Award 2024: Nanobodies for Diagnostic and Therapeutic Applications
Graphcore joins Softbank Group
Kaman Measuring highlights high precision displacement sensors
Si2 reveals recipients of Annual Power of Partnerships Award
Advantest achieves ASPICE Level 2 Certification for V93000 SmarTest 8 Software
Semiconductors to become a trillion-dollar industry by 2030
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • View all news 22645 more articles
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: