Loading...
News Article

Delivering RF Design Migration Flow to TSMC

News

New flow provides an efficient, integrated radio frequency circuit re-design solution based on Synopsys Custom Design Family, Keysight Electromagnetic Simulation, and Ansys Device Synthesis.

Keysight Technologies, Synopsys and Ansys introduce a new integrated radio frequency (RF) design migration flow from TSMC's N16 process to its N6RF+ technology to address the power, performance, and area (PPA) requirements of today's most demanding wireless integrated circuit applications. The new migration workflow integrates millimeter wave (mmWave) and RF solutions from Keysight, Synopsys, and Ansys into an efficient design flow that streamlines re-design of passive devices and design components to TSMC's more advanced RF process.

This RF design migration initiative extends TSMC's Analog Design Migration (ADM) methodology with additional capabilities for RF circuit designers. Beyond the productivity gains offered by ADM, the Keysight, Synopsys, and Ansys migration workflow demonstrates significant power reduction for a 2.4GHz low noise amplifier (LNA) design re-targeted to the N6RF+ process.

Key components of the design migration flow include:

• The Synopsys Custom Design Family, featuring Synopsys Custom Compiler™ layout environment with Synopsys ASO.ai™ for rapid analog and RF design migration and Synopsys PrimeSim™ circuit simulator

• Keysight RFPro for device parameterization, automated value fitting, and electromagnetic (EM) simulation

• Ansys RaptorH™ for on-silicon electromigration analysis and VeloceRF™ for passive component synthesis

RF circuit designers can adopt the migration flow to rapidly re-design their devices to the N6RF+ process specifications and accelerate time-to-market. Keysight RFPro enables parameterization of passive devices including inductors and automatically re-creates highly accurate simulation models with layout tuned to the new process. Designers view the re-created device layout in Synopsys Custom Compiler along with synthesized inductors from Ansys VeloceRF, and then perform interactive EM analysis in complex wireless chips.

Sanjay Bali, Vice President Strategy and Product Management EDA Group, Synopsys, said: "The need to rapidly migrate designs from node to node is essential to address the industry's relentless drive towards enhanced quality-of-results on TSMC's leading process technologies. The new flow, leveraging Synopsys' Custom Compiler, ASO.ai and PrimeSim solutions, offers an integrated RF and analog design migration solution that enables efficient migration of designs from TSMC N16 technology platform to N6RF+. Combining the strengths of trusted and industry-leading RF and mmWave solutions from Keysight, Synopsys and Ansys provides mutual customers with an interoperable design flow to unlock massive productivity gains."

Niels Faché, Vice President and General Manager, Keysight EDA, commented: "Meeting PPA requirements while adhering to new process design rules is one of the biggest challenges facing complex RF chip designs. RF circuit designers want to leverage and reuse their libraries of N16 device and component intellectual property to improve ROI. This new flow facilitates fast re-design in the latest TSMC N6RF+ technology for existing components originally built in N16. Keysight RFPro enables circuit designers to easily perform the device parameterization, new simulation model generation, and interactive EM analysis inside the Synopsys Custom Compiler layout environment. No time-consuming data handoffs or domain specialization are required, which increases overall engineering productivity for RF circuit designers."

John Lee, Vice President and General Manager of the Semiconductor, Electronics, and Optics Business Unit at Ansys, added: "Electromagnetic simulation and modeling play a central role in developing predictively accurate solutions for RF, high-speed analog, HPC data transmission, 3DIC interconnect, and co-packaged optics. We take pride in our partnership with Keysight, Synopsys and TSMC, because it enables Ansys to nimbly address some of the most challenging problems in this rapidly evolving and dynamic market. By fostering open platforms that integrate best-of-breed solutions, our joint customers will derive greater value and achieve enhanced product outcomes."

Dan Kochpatcharin, Head of the Design Infrastructure Management Division at TSMC, concluded: "We're delighted about our recent collaboration with Ansys, Keysight and Synopsys, which offers our mutual customers an efficient pathway to migrate their designs to our more advanced processes, ensuring that they meet the stringent PPA requirements. We're committed to continuing our collaboration with our Open Innovation Platform® (OIP) ecosystem partners to enable customers' next-generation designs with solutions benefiting from the significant power and performance boost of our leading-edge technologies."

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: