Loading...
News Article

CEA-Leti to report on latest packaging research

News

CEA-Leti will present seven papers and one poster on its latest developments in microelectronics packaging, including three covering 3-layer integration, at the Electronic Components and Technology Conference (ECTC), May 28-31, in Denver.

A pioneer in heterogeneous 3D integration, the institute enables the combination of More Moore and More than Moore technologies. 3D integration and advanced packaging technologies are becoming mainstream for modular, high-bandwidth, low power consumption and efficient system architectures from consumer and automotive applications to high performance computing (HPC) and edge AI multi-layer smart imagers developed in the frame of IRT Nanoelec.

From high-density interconnection (fine pitch hybrid bonding DtoW and WtoW) to ultra-thin stacking layer interconnection with high density TSV and low temperature process, CEA-Leti is pushing the limits of 3D integration. It also is preparing the next generation of quantum computing with a complete set of packaging technologies.

ECTC Papers / Poster

• “Aging Behaviour and Environmental Impact of Under Bump Metallurgies for Wafer Level Balling”

Session 37, poster #33

Wednesday, May 29 from 10:00 AM - 12:00 PM

• “3-Layer Fine Pitch Cu-Cu Hybrid Bonding Demonstrator With High Density TSV for Advanced CMOS Image Sensor Applications”

Session 8, paper #2

Wednesday, May 29 from 2:00 PM – 5:05 PM

• “Fine Pitch Nb-Nb Direct Bonding for Quantum Applications”

Session 11, paper #3

Wednesday, May 29 from 2:00 PM – 5:05 PM

• “Backside Thinning Process Development for High-Density TSV in a 3-Layers Integration”

Session 9, paper #6

Wednesday, May 29 from 2:00 PM – 5:05 PM

• “Process Development and Characterization of Ru-Based UBM for In Bumps Interconnects Integration for Quantum Assemblies”

Session 9, paper #7

Wednesday, May 29 from 2:00 PM – 5:05 PM

• “Copper Microstructure Optimization for Fine Pitch Low Temperature Cu/SiO2 Hybrid Bonding”

Session 15, paper #6:

Thursday, May 30 from 9:30 AM – 12:35 PM

• “Low Resistance and High Isolation HD TSV for 3-Layers CMOS Image Sensors”

Session 19, paper #2

Thursday, May 30 from 2:00 PM – 5:05 PM

• “Integration of Planarized Nb-Based Vias to Form a Multi-Level Superconducting Back-End-of-Line”

Session 20, paper #1

Thursday, May 30 from 2:00 PM – 5:05 PM

Jean-Charles Souriau, a CEA project leader in the field of micro-interconnection and packaging, will co-chair a May 29 technical program, Sub-Micron Scaling in Wafer-to-Wafer Hybrid Bonding. The Session 8 program will run from 2:00 PM – 5:05 PM.

CEA-Leti experts will be onsite at booth 511 and available to discuss the findings in the presentations.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Adblocker Detected
Please consider unblocking adverts on this website