Loading...
News Article

Keysight introduces testing capabilities to strengthen post-quantum cryptography

News

Enables device and chip vendors to identify and fix hardware vulnerabilities in the design cycle.

Keysight Technologies, Inc. has introduced what it says is an industry-first automated solution designed to test the robustness of post-quantum cryptography (PQC). This latest addition to Keysight Inspector is a notable expansion of the comprehensive platform that helps device and chip vendors identify and fix hardware vulnerabilities.


Quantum computing is designed to substantially accelerate complex calculations. This development will inevitably threaten existing encryption technologies. Algorithms like RSA and ECC, proven and robust in the current conventional computing era, could be easily circumvented. As the industry looks to remain resilient both now and in the future, this means developing new PQC encryption algorithms. This will be important for applications where encrypted data is captured on the assumption it can be decrypted later. However, new technologies assumed to be resilient against post-quantum attacks may be vulnerable to existing hardware-based attack methods.


Keysight Inspector, part of the company’s recently acquired device security research and test lab Riscure, addresses this challenge. The Keysight Inspector device security testing platform can now be used to test the implementations of the Dilithium algorithm, one of the PQC algorithms selected by NIST. For adopters of this algorithm in hardware, this allows designers to verify that products are secure against these threats. The test solution will also be necessary for government institutions and security test labs that want to verify the strength of third-party products.


With ongoing standardisation, Keysight expects dozens of new security algorithms to become available for multiple applications and industries. Ultimately, these algorithms will need verifiable implementations. Keysight will provide the necessary test tooling in addition to certification services through Keysight Inspector.


In addition, Keysight Inspector can also test the chips and analyse the silicon design before implementation by simulating the hardware code pre-silicon. Riscure has been working with PQShield, the leading developer of PQC solutions, to conduct both pre- and post-silicon analyses of their products.


Dr Axel Poschmann, Vice President of Product at PQShield, said: “Keysight will help us verify the robustness of our implementations at an early stage. Building on our original work with Riscure within the Keysight portfolio is exciting and we are looking forward to continuing this journey.”


Marc Witteman, Director of the Device Security Research Lab at Keysight, said: “Post-quantum resilience does not guarantee total security. We have observed incidents when the latest post-quantum encryption technology suffers from hardware-based threats. With this technology being implemented at a larger scale, the need for comprehensive testing becomes apparent. We are addressing this need by adding post-quantum algorithm testing capability to the Keysight Inspector solution, our comprehensive device security testing platform.”


Keysight will provide live demonstrations of the Keysight Inspector hacking a PQC implementation running on a popular processor at booth 4418 during the upcoming RSA Conference in San Francisco.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: