+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
News Article

Resonac unveils new US-JOINT Consortium


The consortium will help to further advance technology in back-end packaging, an area that has not been significantly focused on in the US.

Resonac has unveiled a new consortium of ten partners, called “US-JOINT,” for its semiconductor back-end process R&D in Silicon Valley. The ten American and Japanese semiconductor materials and equipment companies are: Azimuth; KLA; Kulicke & Soffa; Moses Lake Industries; MEC; ULVAC; NAMICS; TOK; TOWA; and Resonac.

US-JOINT expands the activities of Japan-based open consortiums led by Resonac (known as "JOINT" and "JOINT2") in the U.S. and includes the participation of five U.S.-based companies. US-JOINT R&D will take place at a new R&D center in Union City, Calif., set up through co-investment with the partners. The construction of cleanrooms and equipment installation will begin this year, and the facility is expected to be fully operational in 2025.

Mr. Rahm Emanuel, the U.S. Ambassador to Japan, said, “With nearly every area of our daily lives now dependent on semiconductors, it is critical that we strengthen supply chains through cooperation with trusted partners in the sector. This new consortium of leading American and Japanese companies in the semiconductor industry is the latest example of our two nations joining forces to accelerate the development of advanced technologies of global importance.”

US-JOINT is an open consortium designed for end-customer collaboration to verify the latest requirements for semiconductor packaging of advanced devices and validate new concepts in development. In addition, by co-creating with customers, Resonac and the US-JOINT members will capture market needs in real time, accelerating the R&D of materials and equipment technologies.

“Today’s rapidly expanding next-generation semiconductors for generative AI and autonomous driving require new approaches to advanced packaging technologies, such as 2.5D and 3D1,” said Hidenori Abe, executive director of Electronics Business Headquarters, Resonac. “In recent years, major semiconductor manufacturers and fabless companies in Silicon Valley, including GAFAM2, are designing semiconductors in-house and creating new concepts in back-end packaging one after another. This is where the US-JOINT consortium can contribute significantly with our leading technology in materials and equipment on-shore in the U.S.”

Advanced packaging and back-end processing of semiconductors has traditionally been located primarily in Asia. Bringing packaging R&D closer to major semiconductor device makers in Silicon Valley will help to further advance the technology and solve technical issues, especially in the areas that other U.S. consortiums do not cover enough, including advancements in the substrate, interposer and fabrication of the package.

Jan Vardaman, president, TechSearch International, Inc., said, "This represents a tremendous opportunity for U.S. companies to take advantage of the expertise gathered in material and equipment for advanced packaging development."

Reality AI Explorer Tier offers free AI/ML development access
AEM introduces new generation of Automated Burn-In Systems
NPUs are emerging as the main rival to Nvidia’s AI dominance, says DAI Magister
Camtek receives a $20M order from a Tier-1 OSAT
Free samples of every STMicroelectronics NPI IC available from Anglia
Major government investment to 'propel' Canada
QuickLogic announces $5.26 million contract award
ASNA and Athinia collaborate
Global sales forecast to reach record $109 billion in 2024
AMD to acquire Silo AI
Nanotronics unveils 'groundbreaking' Gen V AI Model
Aitomatic unveils SemiKong
Biden-Harris Administration reveals first CHIPS for America R&D facilities and selection processes
Collaboration to produce cutting-edge AI accelerator chips
Oxford Ionics breaks global quantum performance records
Adeia wins ECTC Award for paper on “Fine Pitch Die-to-Wafer Hybrid Bonding”
AEM introduces new generation of Automated Burn-In Systems
Sydney council forges vital semiconductor agreement
EV Group's EVG880 LayerRelease wins 2024 Best of West
Biden-Harris Administration to invest up to $1.6 billion
Cyient sets up subsidiary for semiconductor business
EMD Electronics network leaders honoured
Accenture acquires Cientra
Introducing Park FX200
Deep learning chipset market to surge to $72.8 billion by 2033
PI Innovation Award 2024: Nanobodies for Diagnostic and Therapeutic Applications
Graphcore joins Softbank Group
Kaman Measuring highlights high precision displacement sensors
Si2 reveals recipients of Annual Power of Partnerships Award
Advantest achieves ASPICE Level 2 Certification for V93000 SmarTest 8 Software
Semiconductors to become a trillion-dollar industry by 2030
Search the news archive

To close this popup you can press escape or click the close icon.
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • View all news 22645 more articles
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.

Please subscribe me to:


You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: