Loading...
News Article

Nanotronics unveils nSpec ES

News

Nanotronics is launching nSpec ES, a more affordable educational version of its award-winning nSpec LS product line, which is powered by Nanotronics’ recently unveiled GEN V AI.

This initiative is designed to support universities, research centers and semiconductor training programs with cutting-edge technology at preferential pricing to ensure broad access for America's up-and-coming pool of advanced manufacturing talent.

The nSpec ES automated optical inspection system is equipped with Nanotronics' proprietary Artificial Intelligence Software, nTelligence. This platform includes advanced tools providing industry-leading defect detection rates across wafers, substrates, and associated materials, plus enhanced software developed for educational and research purposes. With the ability to label and train research-specific classification models, the nSpec ES improves the capabilities of both students and researchers alike, providing fast feedback and compressed experimentation cycles to accelerate cutting-edge material and process research.

The system is packaged with Nanotronics’ Gen V AI, which is trained out of the box on over 10 years of computer vision data and millions of instances of defect detection from hundreds of global manufacturers - creating both an ideal teaching tool and an unmatched quality and process control solution.

Key Features of the nSpec ES:

• High-Resolution Imaging: Consistent resolution settings, ranging from 0.3 µm and higher, allowing for precise visualization and analysis of semiconductor structures.

• Advanced AI Software: nTelligence software not only detects defects but classifies them, helping assign causality while providing rapid feedback for process improvements.

• User-Friendly Interface: The platform's intuitive software simplifies complex imaging tasks, making it accessible to users with varying levels of expertise.

• Versatile Inspection Capabilities: Semi-automated inspection for substrates, epi and patterned wafers, transparent and opaque materials, die on film tape, trays, gel-paks, waffle packs, photomasks, and sample fragments.

• Robust Analysis and Reporting: Customizable defect reports and analysis for defect detection and classification to streamline R&D efforts.

Supporting the CHIPS Act Initiatives

This initiative aligns with the objectives of the CHIPS Act, a historic federal program that has allocated over $52 billion to boost semiconductor manufacturing, research, and workforce development in the United States. The CHIPS Act aims to reduce dependency on foreign suppliers, enhance national security, and ensure a stable and resilient supply chain. By offering the nSpec ES at significantly reduced prices, Nanotronics will support academic institutions and training programs, enabling them to educate and train the next generation of semiconductor professionals.

With the launch of this initiative, Nanotronics aims to partner with the nation’s leading academic research institutions focused on semiconductor innovation.

"The CHIPS Act, which has enabled us to make this initiative a reality, is finally positioning America to be at the forefront of the semiconductor industry for future generations. Closing the talent gap is critical to the CHIPS Act’s success, and to ensure America’s continued technological dominance. The demand for next gen American talent in advanced manufacturing is growing, and we are excited to be a part of creating real solutions," said Matthew Putman, CEO of Nanotronics.

Recent advanced software breakthroughs by Nanotronics have allowed the firm to offer its nSpec ES tool at a significantly reduced price. “We aim to equip research centers, universities, and semiconductor training programs with the cutting-edge tools they need to drive innovation and advance semiconductor technology as a whole. This initiative is about democratizing knowledge and leveraging our current lead in AI to offset issues America is facing, closing gaps we’d otherwise be facing around advanced manufacturing talent and capacity volumes.”

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: