Loading...
News Article

ACM Research enters Fan-out Panel Level Packaging market

News

Ultra C vac-p Flux Cleaning Tool for chiplets uses vacuum technology and IPA drying to enhance cleaning efficiency enabling cost-effective semiconductor advanced packaging.

ACM Research has introduced the Ultra C vac-p flux cleaning tool for fan-out panel-level packaging (FOPLP). Utilizing vacuum technology, the new tool efficiently removes flux residues from chiplet structures. ACM also announced today it received a purchase order from a major China semiconductor manufacturer which has been shipped to the customer’s facility in July.

“The demand for greater computing power, lower latency and higher bandwidth driven by AI, data centers and autonomous vehicles makes FOPLP an increasingly essential technology,” said Dr. David Wang, ACM’s President and Chief Executive Officer. “FOPLP integrates multiple chips, passive components and interconnections within a single panel-packaged unit, enhancing flexibility, scalability and cost-efficiency. ACM’s Ultra C vac-p represents a major advancement in addressing the cleaning challenges associated with next-generation advanced packaging technologies. This launch not only underscores ACM’s ongoing innovation in semiconductor manufacturing, but also our commitment to address the evolving needs of the industry."

According to Yole Group, FOPLP adoption will grow faster than the overall fan-out market, and its market share will move from 2% in 2022 to 8% in 2028. The growth of FOPLP is primarily driven by its potential cost savings. For instance, panels typically utilize more than 95% of the material due to their rectangular or square shape, whereas traditional silicon wafers use less than 85% of the material due to their circular shape. The effective area of a 600x600mm panel is also 5.7 times larger than that of a traditional 300mm silicon wafer, enabling overall cost reductions of approximately 66%. This enhanced area utilization leads to higher throughput, greater AI chip design flexibility, and significant cost savings.

The Ultra C vac-p tool addresses critical steps in the advanced packaging process, particularly the removal of flux residue before underfilling, which is essential for eliminating voids. Traditional cleaning methods often fail with small bump pitches (less than 40 microns) and large chip sizes due to surface tension and limited liquid penetration. The vacuum technology in ACM’s new tool ensures the cleaning liquid thoroughly reaches all gaps, even in large panel substrates where traditional methods fall short. Combined with ACM’s proprietary IPA drying technology, this comprehensive cleaning process prevents residues that could impair device performance.

About the Ultra C vac-p Cleaning Tool

The Ultra C vac-p Cleaning tool is designed for panel substrates and accommodates both organic and glass materials. It is capable of handling panels sized 510 mm x 515 mm and 600 mm x 600 mm, while effectively managing cover warpages up to 7mm.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: