Loading...
News Article

ACM Research strengthens its fan-out panel level packaging portfolio

News

Launch of Ultra ECP ap-p Tool - delivering superior uniformity, enabling performance and cost efficiencies for next generation chip packaging.

ACM Research has introduced its new Panel Electrochemical Plating (Ultra ECP ap-p) tool designed for fan-out panel-level packaging (FOPLP). This new tool employs a horizontal plating approach achieving superior uniformity and precision across the entire panel.

“As demands for low latency, high bandwidth and cost-efficiency in semiconductor chips intensify, advanced packaging technologies like FOPLP are becoming increasingly critical,” said Dr. David Wang, ACM’s President and Chief Executive Officer. “FOPLP, with its capability to facilitate high-density, high bandwidth chip-to-chip connections, offers substantial growth prospects. The Ultra ECP ap-p tool is the first in the world to employ horizontal plating for panel applications, drawing upon ACM’s deep-rooted expertise in wafer plating and copper processes. We believe the tool will revolutionize the market, enabling advanced packaging with sub-micron features on large panels, which are especially applicable to GPUs and high-density high bandwidth memory (HBM).”

The Ultra ECP ap-p tool supports 515mm x 510mm panel sizes, with an option to expand to 600mm x 600mm. It is compatible with both organic and glass substrates and includes capabilities for copper (Cu) via filling, Cu pillar, nickel (Ni), tin-silver (SnAg) plating, and solder bumping. It accommodates high-density fan-out (HDFO) products requiring Cu, Ni, SnAg and gold plating.

ACM’s proprietary technology optimizes the management of electrical fields, ensuring consistent and uniform plating across the panel. The horizontal configuration of the tool significantly reduces the risk of cross-contamination between baths, enhancing control and cleanliness, crucial for producing large panels with sub-micron redistribution layers (RDLs) and micro-pillars.

The Ultra ECP ap-p tool incorporates advanced automation features that enhance efficiency and quality control throughout the manufacturing process. This automation not only mirrors traditional wafer processing steps. but also adapts them for larger and heavier panels, including critical operations like panel flipping for correct orientation and face-down plating.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: