Loading...
News Article

Researchers show that computer chips have the potential to become even smaller

News

Researchers at the Paul Scherrer Institute PSI have been improving the resolution of a process known as photolithography. They hope to use their technique to help advance the miniaturisation of computer chips.

Miniaturising computer chips is one of the keys to the digital revolution. It allows computers to become ever smaller and, at the same time, more powerful. This in turn is a prerequisite for developments such as autonomous driving, artificial intelligence and the 5G standard for mobile communications. Now a research team led by Iason Giannopoulos, Yasin Ekinci and Dimitrios Kazazis from the Laboratory of X-ray Nanoscience and Technologies at the Paul Scherrer Institute PSI has devised a technique for creating even denser circuit patterns. The current state-of-the-art microchips have conductive tracks separated by twelve nanometres, i.e. about 6000 times thinner than a human hair. The researchers, by contrast, have managed to produce tracks with a separation of just five nanometres. As a result, circuits can be designed much more compactly than before. “Our work showcases the patterning potential of light. This is a significant step forward for both industry and research,” explains Giannopoulos.

Microchips are produced like the pictures on a cinema screen

As recently as 1970, there was only room for around 1000 transistors on a microchip. Today, an area barely larger than the tip of a finger can hold about 60 billion components. These components are manufactured using a process called photolithography: a thin slice of silicon, the wafer, is coated with a light-sensitive layer, the photoresist. It is then exposed to a pattern of light corresponding to the blueprint for the microchip, which alters the chemical properties of the photoresist, making it either soluble or insoluble to certain chemical solutions. Subsequent treatment removes the exposed (positive process) or unexposed (negative process) regions. In the end, conductive tracks are left behind on the wafer forming the desired wiring pattern.

The type of light used is crucial for miniaturisation and for making microchips more and more compact. The laws of physics dictate that the smaller the wavelength of the light used, the more closely the structures in the image can be packed. For a long time, the industry used deep ultraviolet light (DUV). This laser light has a wavelength of 193 nanometres. By comparison, the range of blue light visible to the human eye ends around 400 nanometres.

Since 2019, manufacturers have been using “extreme ultraviolet light” (EUV) with a wavelength of 13.5 nanometres in mass production, more than ten times shorter than before. This makes it possible to print even finer structures, down to ten nanometres and less. At PSI, researchers use radiation from the Swiss Light Source SLS for their investigations, tuned to 13.5 nanometres in accordance with the industry standard.

Photon-based lithography can achieve very high resolution

However, the PSI researchers extended conventional EUV lithography by exposing the sample indirectly rather than directly. In EUV mirror interference lithography (MIL), two mutually coherent beams are reflected onto the wafer by two identical mirrors. The beams then create an interference pattern whose period depends on both the angle of incidence and the wavelength of the light. The group was able to achieve resolutions, i.e. track separations, of five nanometres – in a single exposure. Viewed under an electron microscope, the conductive tracks were found to have high contrast and sharp edges. Kazazis notes, “Our results show that EUV lithography can produce extremely high resolutions, indicating that there are no fundamental limitations yet. This is really exciting since it extends the horizon of what we deem as possible and can also open up new avenues for research in the field of EUV lithography and photoresist materials.”

A new EUVL tool from the end of 2025

At the moment, this approach is not interesting for industrial chip production, because it is very slow compared to industrial standards and can produce only simple and periodic structures rather than a chip design. However, it offers a method for the early development of photoresists needed for future chip production with a resolution that is not possible in the industry. The team plans to continue their research using a new EUV tool at the SLS, expected by the end of 2025. The new tool coupled with the SLS 2.0, which is currently going through an upgrade, will provide much enhanced performance and capabilities.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: