Loading...
News Article

AEM expands system level test on AMPS Platform

News

AEM is expanding System Level Test (SLT) capability on its unique test cell platform Asynchronous Modular Parallel Smart (AMPS).

The modular AMPS platform offers solutions from lab and engineering to high-volume manufacturing (HVM) for Burn-In and SLT. The AMPS solution empowers integrated circuit (IC) manufacturers to achieve extensive test coverage in a cost-effective manner and accelerate their time to market.

SLT is conducted at the end of the semiconductor fabrication process, where IC performance is verified in its end-use environment. Due to the increasing IC complexity and chiplet advanced packaging, IC manufacturers are increasing the adoption of SLT to improve product quality and reduce field returns. Key growth areas for SLT are high performance compute (HPC) and artificial intelligence (AI) applications with requirements for higher power beyond 2,000 watts per device.

AEM has been a pioneer in SLT since 2002 and has shipped over 1,000 systems worldwide. The latest AMPS platform offers customers unparalleled flexibility, with a full-stack test interface that includes high-throughput automation, application-specific test instruments, test sockets, and thermal management. Its modular design allows customers to scale from engineering systems with fewer test sites to high-throughput production with hundreds of sites, all equipped with its common thermal pathway - PiXL.

PiXLTM - AEM’s Patented Thermal Engine for Intelligent Multi-zone Control

AMPS features AEM’s advanced active thermal control engine, PiXL. PiXL allows for high-precision and device-specific thermal control to test high-power AI/HPC chips and advanced packages.

AMPS Platform delivers:

Lab to Manufacturing: The AMPS platform’s modular architecture utilizes the same configurable test unit (CTU) in the lab/engineering configuration (AMPS-E) and HVM configuration (AMPS-V10) — 3D stackable CTU design to optimize floor space.

CTU: Each CTU is fully configurable and supports over 32 sites per CTU. It features the PiXL thermal engine, which can handle over 2kW per device.

Parallelism: AMPS-E supports a single CTU and over 32 sites. AMPS-V10 supports 10 CTUs and over 320 sites.

Device Types: Supports advanced package formats, scalable beyond 100mm x 100mm package sizes.

Factory 4.0 Automation: Fully supports JEDEC-based I/O with full Factory 4.0 automation.

Amy Leong, CEO of AEM, shared, “Our customers are working with advanced packaging, where traditional test methods no longer offer sufficient coverage to guarantee a higher level of quality and reliability, which is critical for their end-users. The modular platform for System Level Test and Burn-in, powered by our PiXL thermal technology, enables our customers to ship their products confidently.”

AEM's Test 2.0 paradigm is at the forefront of test solutions for next-generation advanced logic devices, including high-performance compute and AI. AEM leads the industry in Active Thermal Control, Advanced Factory Automation, and Test Instrumentation.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: