Loading...
News Article

SensiML and Efabless partner

News

Empowering IoT innovators to build custom smart sensing SoCs at negligible upfront cost.

SensiML has formed a strategic partnership with Efabless, a pioneer in custom semiconductor SoC development. This collaboration addresses a key challenge in IoT development: the high cost and complexity of building optimized, application-specific AI at the edge. Together, SensiML and Efabless aim to simplify and accelerate this process by delivering fully open-source, customizable solutions designed to unlock the potential of intelligent IoT devices.


With a shared vision for transparency and open-source innovation, SensiML and Efabless are addressing two of the most complex challenges in IoT development:


Sourcing silicon optimized to suit the unique requirements of a particular IoT edge product at low cost and power while fulfilling the right mix of on-board peripherals and processing to meet the specific use case

Implementing responsive, and accurate sensor AI inference models capable of running entirely within these resource-constrained edge devices

This partnership makes developing advanced AI-driven solutions accessible by slashing the complexity and cost of designing both hardware and AI models for edge IoT applications.


“We’re excited to be collaborating with Efabless to offer a comprehensive development pathway for intelligent edge devices,” said Chris Rogers, CEO of SensiML. “By combining our strengths, our combined open-source solution will allow engineers to develop their AI workload and custom SoC in unison empowering them to innovate and optimize intelligent IoT devices well beyond what is possible with stock hardware and general-purpose AI frameworks.”


Complementary Expertise for Next-Gen IoT Solutions

Efabless’s pioneering approach to custom SoC development enables companies that once found designing silicon too expensive or complex, the ability to build application-specific hardware in mere months through the chipIgnite program. Meanwhile, SensiML’s AutoML software provides embedded developers with the tools to rapidly build efficient AI models, even without extensive data science expertise. Together, the partnership opens doors to sophisticated edge AI solutions that were previously out of reach for many applications.


“Our partnership with SensiML brings the power of custom silicon within reach for developers working on cutting-edge machine learning applications,” said Mohamed Kassem, CTO of Efabless. “By combining Efabless’ accessible chip design platform with SensiML’s advanced AI tools, innovators can develop custom hardware solutions up to 10x more energy-efficient than off-the-shelf alternatives.”


A Comprehensive, Open-Source Workflow for Edge AI Development

This partnership enables a seamless hardware-software development workflow built fully on open-source technologies suitable for sensor data analytics at the IoT edge. Developers can leverage Efabless’s open-source RISC-V processor core, a variety of open-source IP hardware libraries (I/O, memory, communications, and DSP/ML accelerators), and SensiML’s open-source Piccolo AI™ AutoML toolchain, to transform raw sensor data into highly efficient, on-device inference models.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: