Loading...
News Article

Wet etch and clean solution with integrated metrology

News

NexGen Wafer Systems has launched SERENO, its latest multi-chamber platform designed for Wet Etch and Clean applications.

SERENO combines high performance with exceptional flexibility, offering integrated metrology for precise substrate and layer thickness control, as well as surface roughness control. Its onboard chemical supply system supports multiple process chemicals with integrated mixing, blending, and comprehensive analytics, ensuring maximum adaptability across a wide range of applications.


With a compact footprint of less than 12 m² and a throughput of up to 200 wafers per hour, SERENO is designed to deliver unmatched efficiency and versatility in wet chemical processes. Tailored for both FEOL and BEOL applications, SERENO addresses the semiconductor industry's increasing demands for higher performance, precision, and cost efficiency, positioning it as a future-proof solution for evolving manufacturing requirements.


Delivering High Performance in a Compact Design


The SERENO platform offers maximum flexibility regarding wafer-handling capabilities and process control. It supports various substrate types for 6", 8” and 12" wafers. Its versatile handling system supports wafer thicknesses ranging from ultra-thin wafers below 100µm to bonded wafers exceeding 2mm in total thickness. High-performance process chambers combined with innovative chemical dispensing and scanning control offer maximum freedom, leading to outstanding on-wafer performance.


“With SERENO, we provide Wet Etch and Clean solutions that deliver high throughput in a compact footprint while maximising the flexibility and performance advantages of Single-Wafer Technology,” said Christian Kleindienst, Chief Marketing Officer at NexGen Wafer Systems. “Our SERENO platform addresses our customers' demand for flexible, high-performance Single-Wafer solutions that reduce operational costs and present a highly attractive alternative to traditional batch tools.”


Key Features of the SERENO Platform


Throughput: Up to 200 wafers per hour

Footprint: ~12m²

Advanced Process Control: Customizable wafer scanning and precise fluid dispensing enable optimal process performance across all dimensions.

Integrated Metrology: Built-in thickness and roughness metrology provide real-time feedback, ensuring process uniformity and quality.

High-Performance Chambers: Industry-leading liquid flow and exhaust performance ensure reliable cross-contamination-free processing.

Versatile Chemical Supply: Onboard storage for up to three process chemicals with dual 90-litre tanks ensures uninterrupted processing.

Flexible Wafer Handling: Supports 6", 8", and 12" wafers, including ultra-thin and fragile substrates, with bridge tool functionality for multiple wafer sizes.

Applications for SERENO Include:


Surface Clean

Particle removal

Polymer removal

Residual removal

Backside/Bevel cleaning

Incoming wafer cleaning

Film and Metal Etch

Backside/Bevel film etch (Silicon Nitride | Silicon Dioxide | Polysilicon)

Metal Etch (Ti | Ni | Ag | Au | Al | W | Cu …)

UBM (Ag | Ni| Ti ...)

Substrate Etch

Thinning

Stress relief

Surface conditioning

Vias reveal

Supported Substrate Types

Si | SiC | GaN | GaAs | Al2O3 | ZnO

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Adblocker Detected
Please consider unblocking adverts on this website