Loading...
News Article

ACM Research reveals major performance breakthrough

News

Enhanced cleaning performance for advanced chip manufacturing. Significant chemical savings and environmental benefits.

ACM Research has announced a major performance breakthrough for its flagship Ultra C Tahoe Cleaning tool. The resulting enhancements are designed to meet demanding technical requirements of advanced nodes for foundry, logic and memory applications.

The Ultra C Tahoe now achieves the performance of standalone single-wafer cleaning tools on low-to-medium temperature sulfuric peroxide mix (SPM) processes. Tahoe’s patented hybrid architecture is among the first in the industry to combine batch wafer processing and single wafer cleaning chambers into the same SPM tool. The hybrid architecture delivers enhanced cleaning performance, high throughput, and process flexibility, with up to 75% reduction in chemical consumption. ACM estimates cost savings of up to $500,000 per year from sulfuric acid alone, with additional environmental and cost benefits from reduced sulfuric acid treatment and disposal.

“With the rise of AI to the forefront of consumers’ minds, we expect increased public attention on the environmental impact of semiconductor chip manufacturing. We believe ACM’s Ultra C Tahoe is well-positioned to help customers increase production of advanced AI chips, but with a reduced footprint on the environment,” said Dr. David Wang, ACM’s President and Chief Executive Officer.

“We believe the Ultra C Tahoe is another example of excellence from ACM’s innovative and world-class R&D team,” Dr. Wang added. “We believe the Tahoe platform is well-positioned to capture market share within the SPM market, particularly in middle and low-temperature applications, which believe represents an estimated 20% of the total clean market.”

The upgraded Ultra C Tahoe is now in production at several high-volume customer facilities in mainland China. Additional logic and memory customers are evaluating the tool, and we expect to deliver additional production units through the end of 2024.

New Features and Benefits of the Upgraded Ultra C Tahoe Tool:

Enhanced Particle Removal: The Tahoe platform’s advanced cleaning capabilities have achieved average particle counts of less than 6 particles at 26nm, meeting the stringent requirements for advanced node manufacturing. The tool is also capable of removing 1x nm particles for the most advanced logic and memory applications, with the addition of a smaller particle filtering system.

Higher Throughput: The upgraded 25-slot bench module (previously 13 slots) and nine single-wafer chambers (upgraded from eight) now deliver throughput exceeding 200 wafers per hour, comparable to the capacity of a 12-chamber SPM system.

Environmental and Cost Benefits: With a reduction of up to 75% in sulfuric acid consumption, the Ultra C Tahoe aligns with environmental regulations and sustainability goals, reducing costs for high-volume manufacturers.

Expanded Process Capabilities: Qualified for more than 30 production layers, including key loops such as lightly-doped drain (LDD) and source/drain (SD), with additional layers and applications currently in development.

Advanced Flexibility in Single-Wafer Cleaning: Optional configurations include new jet spray technology, ACM’s patented SAPS/TEBO technologies, and HOT IPA drying technology, increasing the tool’s versatility across multiple process applications.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: