Loading...
News Article

AlixLabs awarded 345,000€

News

Funds awarded from Swedish innovation agency’s “Acceleration of deep tech companies 2024” call.

AlixLabs AB, a Swedish startup pioneering advanced semiconductor solutions, has been granted 4 MSEK in funding from Swedish innovation agency Vinnova, equivalent to approximately 345,000 EUR. The funding is spread out over three years with 658,000 SEK (~56,000 EUR) credited immediately, with the remainder to follow over the coming three years. The funds will help AlixLabs’ further its APS™ technology to a higher Technology Readiness Level (TRL) and strengthen customer engagement efforts.

The funding is part of Vinnova’s initiative to accelerate deep tech companies, recognizing the potential of AlixLabs’ APS™ technology to enable cost-efficient Ångström-level scaling for the semiconductor industry.

“We are always pleased to receive recognition and state support for our efforts to scale up our business and commercialize our technology,” said Amin Karimi, COO and R&D Manager at AlixLabs. “The support comes at a crucial stage as we are installing our first 300-millimeter tool in our clean room and are increasingly engaging with potential clients around the semiconductor industry. At the core of our efforts is our APS™ technology which we are convinced is the most sustainable and affordable way forward for semiconductor manufacturing at 3 and 2 nanometers and beyond.”

AlixLabs’ offering includes its APS™ technology (Atomic Layer Etch Pitch Splitting) that already allows for etching of feature sizes comparable to those of today’s 3-nanometer class chips with the company’s own equipment. With other proprietary ALE (Atomic Layer Etching) processes, AlixLabs can also contribute to RF and Power IC Gallium Nitride (GaN) and Silicon Carbide (SiC) workflows, with pattern transfer, precision etching and surface roughness reduction for wafers.

“The semiconductor industry is facing a big challenge with regards to sustainability and rising costs to manufacture leading-edge semiconductors. We propose etching instead of costly EUV lithography, and our demonstrations show that we can help produce sub-3-nanometer chips at 35–50 percent lower costs per wafer pass than by using EUV,” said Jonas Sundqvist, CEO at AlixLabs. “While we target the leading-edge logic and memory producers with APS™, our technology also makes it possible for foundries who have given up pursuing sub-20-nanometer production to scale down in a cost-effective way.”

The Vinnova grant will be used by AlixLabs to accelerate the commercialization of its APS™ technology by deepening customer engagement and conducting demonstration projects. These demos will be carried out both at AlixLabs’ facilities and on customer platforms, showcasing the practical advantages of APS™. This approach is expected to advance the Technology Readiness Level (TRL) of our solutions, paving the way for broader industry adoption and reinforcing AlixLabs’ commitment to delivering innovative, cost-effective scaling solutions for semiconductor manufacturing.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: