Loading...
News Article

Thalia introduces latest version of AMALIA

News

Thalia Design Automation has announced the immediate availability of the latest version of the AMALIA Suite, their AI-powered industry end-to-end IP reuse platform.

This release brings significant enhancements throughout AMALIA, particularly within its Layout Automation Suite. The solution retains the intrinsic value of production silicon, delivering the final step in the design migration flow. It employs a custom AI Design Transformer engine for analog physical implementation, leveraging the source layout and PDK. The migrated layout maintains the existing floorplan, ensuring DRC/LVS integrity. With AMALIA, customers can have a dedicated solution to the challenge of analog and mixed-signal migration and reliably achieve migration design time savings of up to 40%.

“Our mantra is to continually drive down migration design cycle time and we achieve this with dramatic steps at each major release of AMALIA,” said Thalia’s CEO, Sowmyan Rajagopalan. “We’ve introduced a game-changer within the Layout Automation Suite with a new device-stretching algorithm, metal stacking, along with significant functionality enhancements to automate the identification and migration to Flip Well designs for FDSOI.”

IP layout migration from one silicon process to another often encounters challenges due to varying PCell sizes. This results in open and shorts when trying to maintain the floor plan between the source and target technology. Fixing this manually can be a very time consuming. AMALIA’s new ‘device-stretching’ algorithm solves this issue while preserving the floorplan, delivering DRC-clean results, and promising substantial time savings.


For designs migrating to or from FDSOI, new analysis capabilities in AMALIA’s Technology Analyzer solution can identify standard transistor versus Flip Well devices and their unique electrical connection requirements, This knowledge seamlessly carries through to the Circuit Porting phase of migration, where AMALIA efficiently guides the user with their relevant design options.


These new capabilities – the device stretching algorithm, metal stacking and the analysis for Flip Well devices – represent significant advances in AMALIA.Thalia’s customers have experienced design cycle time reductions of up to 40%, thanks to continuous advances in the tool suite. This latest product release reinforces AMALIA’s unique position in analog design and IP migration.

Summary of capabilities added to AMALIA products in release 24.4

• Layout Automation Suite

• New device-stretching algorithm

• Smart vias porting to achieve DRC-clean vias

• Improved device mapping generator

• Devices shifting based on layer combination

• Design Enabler

• Enhancements to rapidly identify devices that impact circuit performance

• Circuit Porting Suite

• Flip well identification and related unique connections

• Conditional device mapping and improved generator

• Circuit area calculation

• Technology Analyzer

• Preference driven device mapping

• Flip Well design recognition in FDSOI process technology

• AI device recognition and analysis

• Enhanced waveform interpolation algorithm

Imec demonstrates electrical yield for 20nm pitch metal lines obtained with High NA EUV single patterning
Svein-Egil Nielsen joins Nanopower as chair of the board
Salience Labs closes Series A Round
Automated electronics disassembly
MESI 4.0 Summit 2025: Global manufacturers reunite to accelerate digital transformation
Thalia introduces latest version of AMALIA
VyperCore launches VyperLab
NXP to acquire edge AI pioneer Kinara
DeepSeek-R1 1.5B on SiMa.ai for less than 10 watts
Arteris releases the latest generation of Magillem Registers
Baya Systems and Semidynamics collaborate
ams OSRAM receives EU Commission approval for investment grant
Q.ANT and IMS CHIPS launch production of high-performance AI chips
SEMICON Southeast Asia 2025 celebrates 30 years of innovation through collaboration
EMEA Big Data Analytics to hit $5,756.5 million by 2027
3D Semiconductor Packaging market to reach US$ 43.6 billion by 2034
Pfeiffer Vacuum+Fab Solutions achieves validation of emission reduction targets by the SBTi
Infineon introduces CoolGaN G3 Transistor
PDF Solutions to acquire secureWISE
Lumotive raises $45 million
Chip-based system for terahertz waves could enable more efficient, sensitive electronics
New Toshiba high-speed photorelays improve semiconductor tester efficiency
Advantest introduces SiConic
STMicroelectronics to enable higher-performance cloud optical interconnect in datacentres and AI clusters
Infineon receives approval for funding under the EU Chips Act
Commission approves €920 million German State aid measure to support Infineon
Texas CHIPS Act awards Silicon Labs $23 million
Advantest Introduces SiConic: Groundbreaking Solution for Automated Silicon Validation
Park Systems Expands FX Large Sample AFM Lineup to Power Next-Gen Industrial Innovation
Lam Research ushers in new era of semiconductor metallisation
Lam Research unveils 'most advanced' Conductor Etch Technology
Pfeiffer Vacuum+Fab Solutions presents the new HiScroll 46
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Adblocker Detected
Please consider unblocking adverts on this website