Loading...
News Article

High-accuracy packaging in panel level packaging

News

Toray Engineering Co has developed the UC5000, a high-accuracy semiconductor packaging equipment (bonder) for panel level packaging (PLP).

PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers. Sales of the UC5000 will commence in April 2025.


This system is capable of packaging chips with a high accuracy of ±0.8μm using thermal compression bonding (hereinafter "TCB") on 515mm × 510mm and 600mm × 600mm panels complying with the SEMI Standards. It can also carry out high-accuracy TCB packaging on glass panels, which is gaining attention as an alternative material to silicon, contributing to the manufacturing of next-generation semiconductor packaging.

Toray Engineering aims to supply the UC5000 to manufacturers of semiconductors, targeting 3 billion yen ($19.9 million USD) in orders in FY2025 and 10 billion yen ($66.4 million USD) in FY2030.

With the increasing performance of semiconductors, chiplets-a technology that packages several semiconductors chips into a single package, as represented by 2.5D packaging-is gaining attention. Wafer level packaging based on silicon wafers, such as those using interposers for high-speed transmission between semiconductor chips, was the mainstream for semiconductor packages comprising such chiplets. Going forward, with semiconductor packages becoming bigger due to increasing performance, PLP based on glass panels, which allow sizes larger than wafers and rectangular shapes, is gaining attention because wafers cannot grow larger in size and have poor manufacturing efficiency, having to cut rectangular shapes from round wafers.

However, compared to wafers, large glass panels warp significantly and are difficult to transfer, and require larger heaters to heat the panels. There were thus issues with heat control within system as well as difficulties in achieving high-accuracy packaging while taking into account the expansion and shrinking of materials due to heat.

The UC5000 achieves high-accuracy packaging of ±0.8μm on large panels and TCB through: a technology-used in TCB packaging equipment for small substrates, for which Toray Engineering has a mass production track record at least 100 units so far-that maintains accurate packaging, calibrating for impact from heat arising from high temperatures of 300℃ and higher during soldering; high-accuracy packaging technology and panel-warping correction transfer technology that were used in systems equipped with bridge chips for large panels, for which there is a mass production track record of at least 50 units; and a complete overhaul of the core control system for use in the UC5000. This system is also compatible with front-opening unified pods (FOUPs) for panels and tape frames that comply with SEMI Standards, which are starting to be adopted in the downstream processes of semiconductors, and its composition can also handle mass production at the latest plants.

Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.

Besides the TRENG coater and large glass substrate inspection system, Toray Engineering will contribute to the further adoption of PLP by adding the UC5000 to the lineup for the field of advanced semiconductor packaging.

SONOTEC attends European CMP and WET Users Group Meeting in Leuven, Belgium
High-accuracy packaging in panel level packaging
ImageIR 6300: Cooled Thermographic Camera for Continuous Industrial Operation
PhotonDelta and Silicon Catalyst form strategic collaboration
Sarcina Technology launches AI platform
xMEMS introduces Lassen
Delivering high efficiency and power density
FTD solutions forms partnership with CEA-Leti
X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow
Plasmatreat opens new office for the Benelux region
Collaborative EU Project set to deliver breakthrough in Space Imaging Sensing
3D Stacking technology advances Embedded AI in Image Sensor development
Beebolt launches AI-powered assistant to simplify global trade for SMEs
Device enables direct communication among multiple quantum processors
High temperature relay permits denser board designs
£9 million funding boost to bring key semiconductor manufacturing capability to Scotland
Imec and ZEISS intensify collaboration
Infineon and RT-Labs integrate six key industrial communication protocols
SAFE-T product family transforms contamination control
PCIM Asia Shanghai 2025: Bringing together the Asian power electronics community
Qatar Airways Cargo ‘revolutionises‘ semiconductor transport
Thermo Fisher Scientific introduces the Vulcan Automated Lab
Emerson partnership bolsters UT expertise in semiconductors and AI
Intel appoints Lip-Bu Tan as Chief Executive Officer
TransPak expands in Wales
Imec honours Apple’s Johny Srouji with the 2025 Innovation Award
Taiwan Semiconductor adds 80V/100V Power MOSFETs
Arteris selected by Nextchip
Thermo Fisher Scientific introduces the Vulcan™ Automated Lab
A new patented approach to diffusion bonding offers speed and improved process control
Infineon partners with Enphase
FAMES Pilot Line launches open-access call for chip industry
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Adblocker Detected
Please consider unblocking adverts on this website