Loading...
News Article

Siemens and ASE introduce enablement technologies for high density advanced package designs

News

The OSAT Alliance program helps promote the adoption, implementation, and growth of HDAP throughout the semiconductor ecosystem and design chain, enabling system and fabless semiconductor companies to have a friction-free path to emerging packaging technologies.

Siemens Digital Industries Software has announced that its collaboration with Advanced Semiconductor Engineering, Inc. (ASE) has generated two new enablement solutions engineered to help mutual customers create and evaluate multiple complex integrated circuit (IC) package assemblies and interconnect scenarios in an easy-to-use, data-robust graphical environment prior to and during physical design implementation.

The new high-density advanced packaging (HDAP) enablement solutions stem from ASE’s participation in the Siemens OSAT Alliance – a program designed to drive faster adoption of new HDAP technologies like 2.5D, 3D IC and Fan-Out wafer-level packaging (FOWLP) for next-generation IC designs. ASE is a leading provider of independent semiconductor assembling and test manufacturing services.

ASE’s latest achievements as part of the OSAT Alliance include an assembly design kit (ADK) that helps customers using ASE’s Fan Out Chip on Substrate (FOCoS) and 2.5D Middle End of Line (MEOL) technologies to fully leverage the Siemens HDAP design flow. ASE and Siemens have also agreed to extend their partnership to include the future creation of a single design platform from FOWLP to 2.5D substrate design. All of these joint initiatives leverage Siemens’ Xpedition Substrate Integrator software and Calibre® 3DSTACK platform.

“By adopting the Siemens Xpedition Substrate Integrator and Calibre 3DSTACK technologies, and through integration with the current ASE design flow, we can now leverage this mutually developed flow to significantly reduce 2.5D/3D IC and FOCoS package assembly planning and verification cycle times by about 30 to 50 percent in each design iteration,” said Dr. C.P. Hung, vice president, ASE Group. “Through the comprehensive design flow, we can now more quickly and easily co-design with our customers for 2.5D/3D IC and FOCoS design and close any physical verification issues for their entire wafer package assembly.”

The OSAT Alliance program helps promote the adoption, implementation, and growth of HDAP throughout the semiconductor ecosystem and design chain, enabling system and fabless semiconductor companies to have a friction-free path to emerging packaging technologies. The alliance helps enable mutual customers to fully leverage the Siemens HDAP flow and quickly bring to market innovations for internet of things (IoT), automotive, 5G network, artificial intelligence (AI) and other fast-growing IC applications.

“We are pleased that ASE continues to develop highly innovative IC packaging solutions as part of our OSAT Alliance,” said AJ Incorvaia, senior vice president and general manager, Electronic Board Systems Division, Siemens Digital Industries Software. “In doing so, and by providing a fully validated ADK for ASE’s leading-edge FOCoS and 2.5D MEOL technologies, we expect to enable customers to more easily transition from classic chip designs to 2.5D, 3D IC, and Fan-Out solutions.”

For more information about the OSAT Alliance program, please visit https://www.mentor.com/pcb/ic-packaging/osat-alliance.

ZEISS launches Crossbeam 550 Samplefab FIB-SEM
Critical Manufacturing brings highly advanced MES solution to SEMICON Europa
Infineon at electronica 2024: Solutions for decarbonisation and digitalisation
Infineon unveils 'world’s thinnest' silicon power wafer
Sunlit Chemical expands global reach with US facility opening in Phoenix
Semiconductor patent applications up 22% globally to 81,000 a year
Promoting collaboration and novel IC design technologies
EV Group announces board expansion In light of unabated growth
MIT team takes a major step toward fully 3D-printed active electronics
TSMC recognises Ansys
Quantum foundry nears completion
Global silicon wafer shipments to remain soft in 2024
DELO introduces UV-approach for fan-out wafer-level packaging
New 10-point guide to humidity control in cleanrooms
High memory bandwidth in the spotlight
Improved materials for microchip interconnections
SEMICON Europa 2024 to explore innovations in Advanced Packaging and Fab Management
SEMIExpo Vietnam 2024 heralds Vietnam’s position as 'dynamic new player'
Next Gen 3D X-Ray Inspection for Advanced Packaging: To see better. Faster. More.
New strategic collaboration between FRAMOS and NXP Semiconductors
Splitting hairs to ten to the power of four
TANAKA introduces “TK-SK” Palladium alloy for test equipment
Rebellions collaborates on next-gen AI computing chiplet technology
Semiconductor giants add $2.7 trillion to their stock values
Test early and test often
Semiconductors: Unstoppable growth in a billion-dollar market
Sustainable cleaning solutions for a greener microelectronics industry
Why the mask world is moving to curvilinear
Beyond AOI: An AI-driven revolution in visual inspection
Xscape Photonics raises $44 million Series A
CMOS sensors for niche vision applications
Emphasis on AI applications
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: