Info
Info
News Article

Leti Enables The Simulation Of Vertical Nanowire

Leti, an institute of CEA Tech, presented two papers at IEDM at the end of last year that demonstrates its ability to provide industry with all the elements required for building a competitive 5 nm node with nanowire architectures.

Nanowire architectures are seen as the best candidates for that node, and Leti is addressing some of its biggest challenges, such as of performance and parasitic capacitances. Its results suggest that strain can be introduced into stacked nanowire and that parasitic capacitances can be reduced thanks to inner spacer integration.

The paper, "Vertically Stacked-Nanowires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain", is the first demonstration of functional devices with SiGe source and drain to induce strain in the channel to boost performance, and inner spacer to reduce parasitic capacitances. Both building blocks are required for the 5 nm node.This MOSFET architecture extends the scaling limits of CMOS technology, and is also seen as a possible extension to FinFET.

Leti, at IEDM 2008, was among the world's first organizations to report stacked nanowire and nanosheet results.

The second paper, "NSP: Physical Compact Model for Stacked-planar and Vertical Gate-All- Around MOSFETs", presents a predictive and physical compact model for nanowire and nanosheet gate-all-around MOSFETs.

"This is the first compact model, or SPICE model, that can simulate stacked nanowire and nanosheet devices with various geometries," said Olivier Faynot, Leti's microelectronics section manager and a co-author of both papers. "It also enables the simulation of vertical nanowire, which is one of the key achievements of this model."

The paper presents a physically based SPICE model for stacked nanowires that can enable circuit designers to accurately project their existing circuits into the 5 nm node, and investigate novel designs.



AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
Changes In The Management Board Of 3D-Micromac AG
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Will Future Soldiers Be Made Of Semiconductor?
Cadence Announces $5M Endowment To Advance Research
EV Group Establishes State-of-the-art Customer Training Facility
Panasonic Microelectronics Web Seminar
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
K-Space Offers A New Accessory For Their In Situ Metrology Tools
ASML Reports €14.0 Billion Net Sales
SUSS MicroTec Opens New Production Facility In Taiwan
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
New Plant To Manufacture Graphene Electronics
ITRI And DuPont Inaugurate Semiconductor Materials Lab
AP&S Expands Management At Beginning Of 2021
TEL Introduces Episode UL As The Next Generation Etch Platform
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
DISCO's Completion Of New Building At Nagano Works Chino Plant
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
Onto Innovation Announces New Inspection Platform

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event