Info
Info
News Article

ASE And Cadence Deliver System-in-package EDA

News
Handles homogeneous and heterogeneous chip integration with high-density packaging to enhance the efficiency of chip and passive design optimization

Advanced Semiconductor Engineering, and Cadence Design Systems have announced they have collaborated to release a System-in-Package (SiP) EDA solution that addresses the challenges of designing and verifying Fan-Out Chip-on-Substrate (FOCoS) multi-die packages.

The solution consists of the SiP-id (System-in-Package - intelligent design) design kit, an enhanced reference flow including IC packaging and verification tools from Cadence, and a new methodology that aggregates the requirements of wafer-, package- and system-level design into a unified and automated flow. By deploying the SiP-id methodology, designers can reduce design iterations and greatly improve throughput as compared to existing advanced packaging EDA tools, reducing the time needed to design and verify ultra-complex SiP packages.

In today's smart world, innovators are on the front line, designing devices that pack greater functionality, generate higher and faster performance, and consume lower power, all while being integrated within shrinking space parameters. As a result, the role of IC packaging in electronics has never been more important than now. Technology has become an integral part of daily life, with global proliferation of smartphones and wearables, and significant application strides in artificial intelligence, autonomous vehicles and the internet of things (IoT). These developments have created immense opportunity for ASE to apply its SiP technology beyond package level to module-, board- and system-level integration.

Previously, IC packaging engineers leveraged standard EDA design tools coupled with a set of loosely defined rules to lay out their packages. However, this approach has many limitations when designing today's advanced multi-die packages. To provide a more holistic approach to the design and verification of SiP and advanced fan- out packages, ASE and Cadence collaborated closely to develop a design kit, methodology, and streamlined and automated reference flow using enhanced Cadence® IC packaging and verification tools, all tailored for ASE's advanced IC package technologies. In a typical use case with high-pin-count dies, packaging engineers using SiP-id™ and the accompanying reference flow and methodology were able to reduce time from more than six hours to only 17 minutes, compared to existing tools with manual operation.

"As the leader in System-in-Package technology, ASE has been augmenting our design and manufacturing services by building a SiP ecosystem with partners across the entire supply chain including EDA providers," said C. P. Hung, vice president, Corporate R&D, ASE Group. "SiP-id™ is a prime example of the successful collaboration between ASE and Cadence that achieved optimal results through the mutual sharing of technology and experiences. Ultimately, we aim to offer our customers a set of efficient EDA tools to design more complex chips using ASE's advanced package and system-level technologies and help them speed up time to market," he added.

"More and more of our customers are looking at multi-die advanced-package technologies to solve their next- generation design challenges," said Tom Beckley, senior vice president and general manager of the Custom IC & PCB Group at Cadence. "Advanced packaging extends Moore's Law and plays directly into our System Design Enablement strategy, so collaborating with ASE to fulfill their vision for SiP is a natural fit for us. We expect the results of this effort to mutually benefit Cadence and ASE customers by providing a methodology optimized for SiP design."



AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
SUSS MicroTec Opens New Production Facility In Taiwan
Cadence Announces $5M Endowment To Advance Research
Onto Innovation Announces New Inspection Platform
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
ASML Reports €14.0 Billion Net Sales
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
TEL Introduces Episode UL As The Next Generation Etch Platform
K-Space Offers A New Accessory For Their In Situ Metrology Tools
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
DISCO's Completion Of New Building At Nagano Works Chino Plant
Will Future Soldiers Be Made Of Semiconductor?
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
ITRI And DuPont Inaugurate Semiconductor Materials Lab
Panasonic Microelectronics Web Seminar
New Plant To Manufacture Graphene Electronics
EV Group Establishes State-of-the-art Customer Training Facility
AP&S Expands Management At Beginning Of 2021
Changes In The Management Board Of 3D-Micromac AG
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
Siemens And ASE Enable Next-generation High Density Advanced Package Designs

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event