Info
Info

Imec Advance The Readiness Of EUV Lithography

 

Image: EUV single patterning of (left) the N5 32nm metal-2 layer,

(middle) 32nm pitch dense lines, and (right) 40nm hexagonal contact holes and pillars

Imec, the research and innovation hub in nanoelectronics and digital technology, continues to advance the readiness of EUV lithography with particular focus on EUV single exposure of Logic N5 metal layers, and of aggressive dense hole arrays.

Imec’s approach to enable EUV single patterning at these dimensions is based on the co-optimization of various lithography enablers, including materials, metrology, design rules, post processing and a fundamental understanding of critical EUV processes. The results, that will be presented in multiple papers at this week’s 2018 SPIE Advanced Lithography Conference, are aimed at significantly impacting the technology roadmap and wafer cost of near-term technology nodes for logic and memory.

With the industry making significant improvements in EUV infrastructure readiness, first insertion of EUV lithography in high-volume manufacturing is expected in the critical back-end-of-line metal and via layers of the foundry N7 Logic technology node, with metal pitches in the range of 36–40nm. Imec’s research focuses on the next node (32nm pitch and below), where various patterning approaches are being considered. These approaches vary considerably in terms of complexity, wafer cost, and time to yield, and include variations of EUV multipatterning, hybrid EUV and immersion multipatterning, and EUV single expose. At SPIE last year, imec presented many advances in hybrid multipatterning and revealed various challenges of the more cost-effective EUV single exposure solution. This year, imec and its partners show considerable progress towards enabling these dimensions with EUV single exposure.

Imec’s path comprises a co-optimization of various lithography enablers, including resist materials, stack and post processing, metrology, computational litho and design-technology co-optimization, and a fundamental understanding of EUV resist reaction mechanisms and of stochastic effects. Based on this comprehensive approach, imec has demonstrated promising advances including initial electrical results, on EUV single exposure focusing on two primary use cases: logic N5 32nm pitch metal-2 layer and 36nm pitch contact hole arrays.

Working with its many materials partners, imec assessed different resist materials strategies, including chemically amplified resists, metal-containing resists and sensitizer-based resists. Particular attention was paid to the resist roughness, and to nano-failures such as nanobridges, broken lines or missing contacts that are induced by the stochastic EUV patterning regime. These stochastic failures are currently limiting the minimum dimensions for single expose EUV. Based on this work, imec delved into the fundemental understanding of stochastics and identified the primary dependencies influencing failures. Additionally, various metrology techniques and hybrid strategies have been employed to ensure an accurate picture of the reality of stochastics. Imec will report on this collective work, demonstrating the performance of various state-of-the-art line-space and contact hole resists.

As resist materials advances alone will likely be inssufient to meet the requirements, imec has also focused on co-optimizing the photomask, film stack, EUV exposures and etch towards an integrated patterning flow to achieve full patterning of the structures. This was done using computational lithography techniques such as optical proximity correction and source mask optimization, complemented by design-technology co-optimization to reduce standard library cell areas.

Finally, etch-based post-processing techniques aimed at smoothing the images after the lithography steps yields encouraging results for dense features. Co-optimization of these mulitple knobs is key to achieving optimized patterning and edge placement error control.

Greg McIntyre, Director of advanced patterning at imec summarizes: “We feel these are very promising advances towards enabling EUV to reliably achieve single patterning at these aggressive dimensions. This would significantly impact the cost effectiveness of patterning solutions for the next few technology nodes."


SiTime And Bosch Accelerate Innovation In MEMS Timing For 5G And IoT
Rudolph Technologies Launches Second-gen Inspection And Metrology System
NanoScientific Symposium On Scanning Probe Microscopy (SPM)
GLOBALFOUNDRIES Reshapes Technology Portfolio To Focus On Differentiated Offerings
Healthcare Transformation: A Business Opportunity For BioMEMS
Thermco Systems Expands Global Operations With Acquisition Of CSD Epitaxy
VTT Is Ranked Fourth In The World's Largest Research Funding Programme
KLA-Tencor Expands IC Packaging Portfolio
UGent And Imec Launch Fiber Optic Sensing Spin-off Sentea
Brewer Science Announces RDL-first Fan-out Packaging Material
NXP Acquires OmniPHY To Accelerate Autonomous Driving And Vehicle Networks
Infineon Adds 200 V Half-bridge Gate Driver IC For Reliable Start-up Operation
Teledyne E2v’s Emerald 12M And 16M Image Sensors Enter Mass Production
Himax Technologies Rebukes Motley Fool Article
Murata Invests In MEMS Sensor Manufacturing
Nova's Materials Metrology Solution Selected For 5nm Technology Node
New Material Could Improve Efficiency Of Computer Processing And Memory
Helium Leak Detector Solutions
Sensirion Announce Strong Revenue Growth In First Half-year 2018
Imec.xpand Raises EUR 117 Million To Invest In Innovative, Early-stage Ideas
Chroma Offers Semiconductor Test Solutions
Infineon Expands U.S.-based IoT Security Research And Development Programs
China’s Semiconductor Fab Capacity To Reach 20 Percent Worldwide Share In 2020
Palomar Technologies Awarded ISO 9001:2015 Certificate

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info