Info
Info
News Article

A*STAR And Soitec Announce Joint Program

News

Partnership to develop new layer transfer process for advanced packaging

Singapore's Agency for Science, Technology and Research's (A*STAR) Institute of Microelectronics (IME) and Soitec (Euronext Paris), a semiconductor materials firm, have launched a joint program to develop and integrate a new layer transfer process within advanced wafer level multi-chip packaging techniques.

Based on the combination of IME's Fan-Out Wafer Level Packaging (FOWLP) and 2.5D Through Silicon Interposer (TSI) technologies with Soitec's Smart Cut technology, the new cost competitive process offers higher performance, energy efficiency and increased product yield.

The rising complexity of today's chips with growing numbers of smaller and smaller transistors and circuits requiring high I/O counts is driving collaborative innovation across the advanced packaging process community focused on identifying cost effective solutions for manufacturing, and increased data bandwidth to support hand-held, cloud and edge computing applications.

One of the standard processes in advanced packaging involves using a full silicon wafer for the layer transfer process, which can cost up to 3 cents/mm2. Soitec will partner with IME over the next three years to evaluate the use of its Smart Cut technology on IME's advanced packaging platforms FOWLP and 2.5D TSI, with the objective to integrate a new layer transfer process as a key step in future generations of packaging techniques. This new process targets improved performance, lower power consumption and reduced production costs by eliminating the need to consume a full silicon wafer. IME will also conduct tests to evaluate the reliability and robustness of the newly developed process, which will help Soitec to determine its long-term viability.

Smart Cut technology makes use of both implantation of light ions and wafer bonding to define and transfer ultra-thin single-crystal layers from one substrate to another. It works like an atomic scalpel and allows active layers to be managed independently from the supporting mechanical substrate. Key benefits include the creation of multiple thin nanometric scale layers of virtually defect-free silicon by using low temperature bond and split techniques. These layers are then placed on top of active transistor circuitry. The thickness of the transferred layer can be determined with a high degree of precision by adjusting the implantation energy and process engineering. Transistors can then be completed using etch and deposition processes. Moreover, the donor substrate can be reused many times as the surface of the silicon wafer is repolished after each layer transfer operation, and the substrate can be reused.

Through this collaboration with Soitec, IME will provide advanced packaging expertise in architecture definition, modelling, design, process-integration, reliability-assessment and failure analysis. IME will execute the advanced packaging development in its fully functional, state of the art 300mm wafer level packaging, 2.5D/3DIC pilot line. IME's end-to-end process capabilities and know-how in advanced FOWLP and 2.5D TSI will shorten development cycles and demonstrate cost-effective packaging solutions using Smart Cut technology. During the joint program, Soitec will contribute significant tool time, R&D personnel, and dedicated space in its clean room at its Pasir Ris fabrication facility in Singapore.

"Advanced packaging continues to be a bright spot in the high-value semiconductor market. We are excited to partner Soitec to develop packaging solutions that will contribute to the dynamic growth of this high-potential segment in Singapore and worldwide," said Dim-Lee Kwong, covering executive director, IME.

“Soitec and IME believe Smart Cut technology will deliver breakthrough results, revolutionising 2.5D/3D layer transfer process flow,” said Christophe Maleville, Soitec's chief technology officer. “This strategic collaboration will not only develop a new Smart Cut application serving new generations of advanced packaging, but also open a brand-new market for Soitec beyond traditional engineered substrate manufacturing.”



AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
Changes In The Management Board Of 3D-Micromac AG
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
Will Future Soldiers Be Made Of Semiconductor?
ITRI And DuPont Inaugurate Semiconductor Materials Lab
Panasonic Microelectronics Web Seminar
DISCO's Completion Of New Building At Nagano Works Chino Plant
K-Space Offers A New Accessory For Their In Situ Metrology Tools
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
AP&S Expands Management At Beginning Of 2021
New Plant To Manufacture Graphene Electronics
EV Group Establishes State-of-the-art Customer Training Facility
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
TEL Introduces Episode UL As The Next Generation Etch Platform
ASML Reports €14.0 Billion Net Sales
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
Cadence Announces $5M Endowment To Advance Research
SUSS MicroTec Opens New Production Facility In Taiwan
Onto Innovation Announces New Inspection Platform
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event