+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

Cadence Custom/AMS Flow Certified for Samsung 28nm FD-SOI Process Technology

Cadence Design Systems has announced that its custom and analog/mixed-signal (AMS) IC design flow has achieved certification for Samsung Foundry’s 28nm FD-SOI (28FDS) process technology. This certification ensures that mutual customers of Cadence and Samsung Foundry will have access to a highly automated circuit design, layout, signoff and verification flow that enables efficient custom design at 28FDS.

The Cadence custom and AMS flow is an ideal solution for customers developing automotive, internet of things (IoT) and artificial intelligence (AI) applications at 28FDS technology and features capabilities that are well suited for digitally assisted analog designs. The complete custom and AMS flow that is certified by Samsung Foundry includes the Virtuoso® Analog Design Environment (ADE), Virtuoso Schematic Editor, Virtuoso Layout Suite, Virtuoso Space-Based Router, Spectre Accelerated Parallel Simulator (APS), Voltus™-Fi Custom Power Integrity Solution, Quantus Extraction Solution and Physical Verification System (PVS). The flow provides the following capabilities:

• Front-end design: Corner, statistical and reliability simulation; circuit and device checks; layout-dependent effect (LDE) analysis; and custom/mixed-signal simulation and verification management

• Custom layout design: Advanced, electro-migration and parasitic-aware environment that includes FD-SOI device and module generation, constraint-driven device placement and pin optimization, advanced automated routing, layout editing, and dynamic design rules checking (DRC) with Virtuoso Integrated PVS DRC

• Post-layout parasitic simulation and electromigration and IR drop (EMIR) analysis and integrated signoff: Includes parasitic extraction, DRC, layout versus schematic (LVS) checks, integrated and interactive design for manufacturing (DFM) and LDE analysis

• AMS design: Integrated digital standard cell placement capabilities, pin optimization, and automated custom routing

In addition to the custom and AMS flow certification, a process design kit (PDK) techfile is now Mixed-Signal OpenAccess ready, allowing customers to use the highly integrated Virtuoso-Innovus flow immediately. Mixed-Signal OpenAccess enables full interoperability between the Virtuoso and Innovus platforms operating on a single OpenAccess design database. This enables users to implement mixed-signal designs in a shorter time and to perform static timing analysis and signoff on a path across digital embedded in mixed-signal hierarchy of multiple blocks.

“Through our collaboration with Samsung, we’ve achieved certification for our integrated flow for custom and AMS design at 28FDS,” said Wilbur Luo, vice president, product management in the Custom IC and PCB Group at Cadence. “With our proven Virtuoso and Spectre platforms, mutual Samsung and Cadence customers can now utilize the most advanced features for circuit design, performance and reliability verification, automated layout, and block and chip integration to design emerging automotive, IoT and AI applications much more efficiently.”

“The Cadence custom and AMS tools offer customers advanced performance for their designs, and we’ve validated that the Cadence custom and AMS tools and the entire flow meets our requirements for designing at 28FDS,” said Hyungjong Ko, vice president of the Foundry IP Development Team at Samsung Electronics. “Our ongoing relationship with Cadence is contributing to the innovation of next-generation applications and improving overall designer productivity so customers can get to market faster.”

Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: