Info
Info
News Article

Imec Overcomes Fundamental Operation Challenge For Voltage Controlled RAM

News

At the 2020 Symposia on VLSI Technology and Circuits, imec, a leading research and innovation hub in nanoelectronics and digital technologies, presents a deterministic write scheme for voltage-controlled magnetic anisotropy (VCMA) magnetic random access memories (MRAMs), obviating the need for pre-reading the device before writing. This significantly improves the write duty cycle of the memory, enabling ns-scale write speeds. As a second improvement, a manufacturable solution for external-field-free VCMA switching operation was demonstrated. Both innovations address fundamental write operation challenges for VCMA MRAMs, making them viable candidates for future high-performance low-power memory applications.

Voltage-controlled MRAM operation has recently been introduced to bring down the power consumption of spin-transfer-torque MRAM (STT-MRAM) devices - which is a class of non-volatile, high-density, high-speed memories. While writing STT-MRAM memory cells is performed by means of a current (injected perpendicular into a magnetic tunnel junction), VCMA MRAM uses an electric field (hence, a voltage) for its write operation - which is far less energy consuming. Two basic components are required to switch from the parallel (P) to the antiparallel state (AP) (or vice versa): an electric field (across the tunnel barrier) to remove the energy barrier, and an external in-plane magnetic field for the actual VCMA switching.

Imec has now solved two fundamental operation challenges which have so far limited the write speed and manufacturability of VCMA MRAMs, respectively. The slow write operation relates to the unipolar nature of the VCMA MRAM device: the same polarity of write pulse is needed to transition from the parallel to the anti-parallel (P-AP) state as to switch from anti-parallel to parallel (AP-P) state. Therefore, the memory cell needs to be ‘pre-read' to know its state before writing - a sequence which significantly slows down the write operation. Imec has introduced a unique deterministic VCMA write concept that avoids the need for pre-reading: distinct threshold voltages are introduced for the A-AP and AP-P transitions by creating an offset in the energy barrier. This offset is realized by implementing a small (e.g. 5mT) offset magnetic field (Bz,eff) in the VCMA stack design.

As a second improvement, imec embedded a magnetic hardmask on top of the magnetic tunnel junction. This eliminates the need for an external magnetic field during VCMA switching, improving the device's manufacturability without degrading its performance.

The devices were fabricated using imec's 300mm state-of-the-art technology infrastructure, proving their compatibility with CMOS technology. Reliable 1.1GHz (or ns-scale speed) external-magnetic-field-free VCMA switching was demonstrated with only 20fJ write energy. A high tunnel magnetoresistance of 246% and an endurance of more than 1010 have been achieved. Gouri Sankar Kar, Program Director at imec: “These characteristics bring VCMA MRAM performance beyond STT-MRAM operation, making the devices ideal candidates for high-performance, low-power and high-density memory application - serving advanced computational needs or analog compute-in-memory applications.”

Figure 1: (a) Energy diagram with Bz,eff for the proposed deterministic write, where the AP state is more stable than the P state. (b) Retention (Δ) as a function of Bz,eff.

Figure 2: Figures of merit for the VCMA MRAM device. The graph shows distributions of the fundamental parameters for the baseline devices, with Δ = 54, VCMA coefficient = 35.2fJ/Vm and TMR = 246% in median.




AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
Changes In The Management Board Of 3D-Micromac AG
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
Panasonic Microelectronics Web Seminar
ITRI And DuPont Inaugurate Semiconductor Materials Lab
Cadence Announces $5M Endowment To Advance Research
AP&S Expands Management At Beginning Of 2021
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
EV Group Establishes State-of-the-art Customer Training Facility
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
Will Future Soldiers Be Made Of Semiconductor?
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
TEL Introduces Episode UL As The Next Generation Etch Platform
DISCO's Completion Of New Building At Nagano Works Chino Plant
ASML Reports €14.0 Billion Net Sales
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
Onto Innovation Announces New Inspection Platform
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
K-Space Offers A New Accessory For Their In Situ Metrology Tools
SUSS MicroTec Opens New Production Facility In Taiwan
New Plant To Manufacture Graphene Electronics

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event