Loading...
News Article

TASMIT launches Glass Substrate Inspection System

News

TASMIT Inc. has launched a new inspection system for glass substrates as part of its INSPECTRA® series of semiconductor wafer visual inspection systems, which has gained attention for its high efficiency in advanced semiconductor manufacturing.

The system detects not only pattern defects and foreign particles but also cracks and other defects specific to glass substrates, and is compatible with glass core interposers and rewiring glass carriers, which are used in panel level packaging (PLP) and other applications.

Semiconductor manufacturers have previously introduced inspection systems for detecting surface defects on glass substrates, but this is the industry's first system capable of inspecting both the front and back surfaces as well as the internal structure to date.

TASMIT aims to supply the large glass substrate inspection system to manufacturers of advanced semiconductors, such as PLP, targeting 1 billion yen in orders in FY2025 and 2 billion yen in FY2030.

Currently, in 2.5D packaging, a next-generation semiconductor manufacturing technology, the increasing performance of semiconductors has led to larger semiconductor chips and a higher number of chips per package due to greater integration. As a result, interposers, which serve as intermediate components that electrically connect the chips to the substrate, are also being scaled up.

Traditionally, silicon interposers made from 12-inch silicon wafers have been used, but since wafers are circular, the number of chips that can be produced from a single wafer is limited, making it difficult to meet growing demand. As an alternative, glass substrates are gaining attention as they can be manufactured in large substrate sizes and are suitable for high-density packaging, this new system is compatible with industry-standard 650mm square glass substrates.

However, as glass is prone to microscopic cracks, semiconductors produced using glass substrates may experience operational stability issues, requiring their removal during processing. Traditionally, surface inspection has relied on optical technology, but due to the design of the inspection equipment, only surface defects could be detected, and no equipment could identify backside or internal defects.

Building on the core specifications of the conventional INSPECTRA® series, a new developed glass substrate defect detection and analysis algorithm and an optical inspection mechanism utilizing polarized light have been installed, enabling the industry's first-ever double-sided and internal defect inspection. It also retains the high inspection speed, 40 seconds per panel, of the INSPECTRA® series, which enables 100% inspection and helps prevent defective products from reaching the market.

TASMIT launches Glass Substrate Inspection System
The quest for room-temperature superconductors
Agile Analog delivers anti-tamper solution to fabless company in Taiwan
VTT and IQM launch first 50-qubit quantum computer developed in Europe
Partnership discussions for six UK tech firms initiated in South Korea
Water usage in semiconductor manufacturing to double by 2035
Saras Micro Devices participates in CHIPS National Advanced Packaging Manufacturing Program initiatives
Terecircuits becomes National Semiconductor Technology Center member
Beyond silicon
Marvell demonstrates leading 2nm silicon for accelerated infrastructure
ACM Research announces China qualification
Making sure that AI and High Bandwidth Memory stack up
TSMC invest $100 billion in U.S.
Attopsemi expands its I-fuse OTP portfolio on X-FAB’s 180nm Platform
sureCore collaborates with KU Leuven
Myriota and Nordic Semiconductor partner
Premier electronics packaging conference celebrates 75 years of serving the industry
Analog Devices wins up to $105 million in Federal CHIPS funding
GlobalFoundries and MIT collaborate
Stantec to provide design services for €3.2 billion semiconductor assembly and test facility in Italy
Synopsys teams up with SEMI Foundation
Synopsys expands Hardware-Assisted Verification Portfolio
techUK urges the UK Government to speed up the implementation of the National Semiconductor Strategy
Improved gaming, connectivity and AI performance
Aeluma appoints former NVIDIA finance leader Mike Byron to Board of Directors
Imec demonstrates electrical yield for 20nm pitch metal lines obtained with High NA EUV single patterning
Svein-Egil Nielsen joins Nanopower as chair of the board
Salience Labs closes Series A Round
Automated electronics disassembly
MESI 4.0 Summit 2025: Global manufacturers reunite to accelerate digital transformation
Thalia introduces latest version of AMALIA
VyperCore launches VyperLab
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: