+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

Cadence & GLOBALFOUNDRIES to speed up 14nm manufacturing

News

Cadence Design Systems and GLOBALFOUNDRIES are collaborating to provide pattern classification data for manufacturing processes of 20nm and 14nm.

GLOBALFOUNDRIES is using the Cadence Pattern Classification and Pattern Matching Solutions because they enable up to four times faster design for manufacturing (DFM), which is key to improving customers' silicon yield and predictability.

"We have integrated Cadence pattern classification technologies to classify yield detractors into pattern families based on pattern similarity, including inexact patterns, to maximise the efficiency of the pattern matching-based lithography signoff flow called DRC+," says Luigi Capodieci, fellow and senior director of DFM at GLOBALFOUNDRIES. "The innovative DRC+ signoff flow has been successfully used on several 32nm and 28nm production IC designs, and we are now using it in today's most advanced process geometries."

Cadence pattern classification technology allows GLOBALFOUNDRIES to classify hundreds of thousands of yield detractor, process hotspots, and silicon failures into easily usable pattern libraries. Cadence Pattern Search and Matching Analysis are embedded in Cadence Litho Physical Analyser, Physical Verification System and the unified Virtuoso custom/analogue and Encounter Digital Implementation System solutions.

This offers GLOBALFOUNDRIES customers the flexibility to leverage the in-design signoff pattern matching and automatic fixing available in Encounter and Virtuoso, which correlates 100 percent with the full-chip signoff flow and has successfully been used on advanced node production chips.

For GLOBALFOUNDRIES customers using Cadence design tools, the silicon-proven DFM flow is easy to use and integrates seamlessly with Cadence custom, digital, and full-chip signoff flows. The integration of pattern matching-based DRC+ into the Virtuoso Layout Suite enables a powerful, correct-by-construction methodology and enables sophisticated avoidance and auto-fixing of bad patterns.

Encounter Digital Implementation System has been able to accurately and quickly find and fix 100 percent of the DRC+ violations without introducing additional DRC or DRC+ violations, and has been successfully used on several 28nm designs.

"DFM serves as an increasingly important link between chip development and manufacturing, and can play a huge role in silicon yield and predictability," says Chi-Ping Hsu, senior vice president, Silicon Realisation Group at Cadence.

"Cadence pattern classification technology helps GLOBALFOUNDRIES customers set and meet high expectations for yield, ensuring they get the highest possible return out of their complex designs. We appreciate GLOBALFOUNDRIES' commitment to use our technology at 20nm and 14nm and the nodes to follow."

Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: