+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

SSEC unveils single wafer wet processing tools for MEMS


The firm says its unique configurations can improve process control, lower CoO, and bring higher throughput to advance technology adoption



Solid State Equipment LLC (SSEC), a provider of single wafer wet processing systems used in the manufacture of semiconductor devices, HB LEDs, and hard disc drives, has introduced its WaferEtch and WaferStorm product lines.

These platforms are specifically configured to meet the process needs of applications in advanced packaging, MEMS, and compound semiconductor manufacturing. The firm's latest tools aim to improve process control and reduce chemistry consumption, translating to higher throughput and lower cost of ownership (CoO).

One key CoO reduction driver was enabled by an engineering break-through that makes the chambers more compact and stackable. This results in 50 percent more process chambers within the same small footprint of the firm's legacy products.

The WaferEtch platform is configured for aqueous-based etch processes such as through-silicon via (TSV) reveal. The WaferStorm platform is configured for solvent-based processes such as resist strip, metal lift-off and TSV cleaning.

"Superior performance, improved yields, and increased throughput at a lower CoO are the cornerstones of SSEC's single wafer wet processing approach," says Laura Rothman Mauer, Chief Technical Officer of Solid State Equipment LLC.

She adds, "We have worked closely with our customers to develop practical solutions to some of the industry's toughest manufacturing challenges in 2.5D and 3D ICs, MEMS, and compound semiconductors. The launch of these preconfigured product lines is the culmination of this work, and we are excited to bring these innovations to market."

WaferEtch

The WaferEtch platform is an aqueous-based, customisable platform uniquely configured to meet the needs of specific etch applications for 3D ICs, MEMS and compound semiconductor processes.  These systems use a wet etch process chemistry that demonstrates optimal etch rate and in situ cleaning.

The flagship of the WaferEtch platform, the TSV REVEALER, is specifically configured to address the requirements of TSV reveal, which is the process where the backside of the wafer is thinned to reveal the copper interconnects. It has become a target area in the manufacture of 2.5D and 3D IC packaging for process control and cost reduction.


WaferEtch TSV REVEALER

The TSV REVEALER replaces three tools required for the dry etch approach: plasma etch, silicon thickness measurement, and clean. An optical end point detection system with advanced algorithms determines when vias are revealed. Integration of a wafer thickness measurement sensor in the etch system provides closed-loop control of the etching process. The TSV REVEALER achieves a significant reduction in CoO making 3D TSVs more economically feasible.

WaferStorm

The WaferStorm platform is a solvent-based platform, initially available in three unique configurations: TSV CLEANER, METAL LIFTER, and DRY FILM REMOVER. All WaferStorm systems are based on SSEC's unique soak and spray technology, which provides improved performance at lower CoO than conventional wet bench-only or spray-only approaches. The process combines equal soak time in the wet buffer tank for each wafer, followed by spray, and then a final step depending on the process being performed. This unique combination minimizes both spray time and chemistry use, and adds a significant level of process control. The reduction in spray time results in increased throughput.

WaferStorm TSV CLEANER

TSV clean is a critical process step that is essential to reliability. The deep reactive ion etch (DRIE) process leaves behind a polymer residue which can lead to defects and voids in the barrier, seed, and fill steps that follow. SSEC's WaferStorm TSV CLEANER is proven to remove residues in high-aspect-ratio holes that wet bench-only or spray-only tools leave behind. The tool features equal-time soak software for process control.

7
WaferStorm TSV CLEANER

WaferStorm METAL LIFTER

Metal lift-off consists of the sequential steps of photolithography, metal deposition, and solvent lift-off of both metal and non-metal substances in MEMS and compound semiconductor applications. The SSEC WaferStorm METAL LIFTER is configured specifically to perform the sequential soak and spray combinations unique to the process.


WaferStorm METAL LIFTER

The immersion station operates in a low-oxygen atmosphere, which maintains the bath longer. Following a soak in the immersion tank, lift-off takes place in a spray station using a high-pressure chemical spray, which translates to increased throughput. The tool features a lift-off material filtration station and strainers for separating metal films, which results in the complete removal of the metal.

WaferStorm DRY FILM REMOVER

Removal of dry film resists used in advanced microbumping processes for 3D ICs and wafer level packaging (WLP) applications is a challenge due to the film thickness and composition. The SSEC WaferStorm DRY FILM REMOVER combines heated chemistries and proprietary soak and spray at high pressure for rapid and complete removal of stubborn dry film residue.

 

WaferStorm DRY FILM REMOVER

The soak step uses heated solvents throughout the buffer cycle time. After being softened by the soak, the wafers are transferred to the single-wafer spray station where they are exposed to high-pressure fan sprays with heated solvents for rapid removal of dry film residue. This combination ensures thorough removal and increased throughput.

You can find out more about the WaferEtch and WaferStorm platforms at SEMICON West in the SSEC booth #2023, located in the South Hall of the Moscone Centre.

Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: