+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

NREL Theory Establishes a Path to High-Performance 2D Semiconductor Devices

News

Researchers at the Energy Department's National Renewable Energy Laboratory (NREL) have uncovered a way to overcome a principal obstacle in using two-dimensional (2D) semiconductors in electronic and optoelectronic devices.

2D semiconductors such as molybdenum disulfide are only a few layers thick and are considered promising candidates for next-generation devices. Scientists first must overcome limitations imposed by a large and tunable Schottky barrier between the semiconductor and a metal contact. The barrier, at the metal/semiconductor junction, creates an obstacle for the flow of electrons or holes through the semiconductor.

The NREL team discovered that the height of the Schottky barrier can be adjusted-or even made to vanish-by using certain 2D metals as electrodes. Such adjustments are not possible with conventional three-dimensional metals because of a strong Fermi level pinning (FLP) effect occurring at the junction of metal and semiconductor, due to electronic states in the semiconductor band gap that are induced by the metal. Increasing the flow of electrons or holes through a semiconductor reduces power losses and improves the device performance.

The NREL theorists considered a family of 2D metals that could bind with the 2D semiconductors through van der Waals interaction. Because this interaction is relatively weak, the metal-induced gap states are suppressed and the FLP effect is negligible. This means that the Schottky barrier becomes highly tunable. By selecting an appropriate 2D metal/2D semiconductor pair, one can reduce the barrier to almost zero (such as H-NbS2/WSe2 for hole conduction).

They noted that using a 2D metal as an electrode would also prove useful for integrating into transparent and flexible electronics because the 2D metal is also transparent and flexible. They also noted that the junction of 2D metal and 2D semiconductor is atomically flat and can have fewer defects, which would reduce carrier scattering and recombination.

The work by Yuanyue Liu, Paul Stradins, and Su-Huai Wei, "Van der Waals metal-semiconductor junction: weak Fermi level pinning enables effective tuning of Schottky barrier," appears in the new issue of Science Advances.

The trio of researchers predicts that hexagonal phase of niobium disulfide (NbS2) is the most promising for hole injection into a 2D semiconductor, and heavily nitrogen-doped graphene can enable efficient electron injection.

This research was funded by the Department of Energy's Office of Energy Efficiency and Renewable Energy. The work used computational resources at NREL and the National Energy Research Scientific Computing Center.

NREL is the U.S. Department of Energy's primary national laboratory for renewable energy and energy efficiency research and development. NREL is operated for the Energy Department by The Alliance for Sustainable Energy, LLC.

Using 2D metal as contact for 2D semiconductor allows Schottky barrier to be tuned, due to the weak Fermi level pinning at the junction caused by the suppression of metal-induced gap states. Schematic illustrates that 2D H-NbS2 can form a Schottky-barrier-free contact with 2D semiconductor for hole transport.



Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: