+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

EV GROUP expands high-vacuum wafer bonding capabilities for MEMS

News

EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, has introduced new capabilities on the EVG ComBond automated high-vacuum wafer bonding platform specifically designed to support high-volume manufacturing (HVM) of advanced MEMS devices. These capabilities include a new vacuum bond alignment module that provides sub-micron face-to-face alignment accuracy essential for wafer-level MEMS packaging, and a new bake module that performs critical process steps to achieve outstanding bond quality and performance of encapsulated MEMS devices.

The addition of these two new modules"”coupled with existing capabilities on the highly configurable EVG ComBond platform such as room-temperature covalent bonding of engineered substrates"”enables customers to meet the wafer bonding requirements for both current and emerging types of MEMS devices. Examples include gyroscopes, microbolometers, and advanced sensors for autonomous cars, virtual reality headsets and other applications.

"When EV Group introduced the EVG ComBond platform, we set a new standard in high-vacuum wafer bonding by building the product around a modular, highly customizable cluster design concept. This has enabled us to continually expand the capabilities of the platform over time, with applications ranging from advanced engineered substrates, power devices and solar cells to high-performance logic and "˜Beyond CMOS' devices," stated Paul Lindner, executive technology director, EV Group. "With the addition of new vacuum alignment and bake modules, those wafer bonding capabilities have been expanded yet again to address the volume manufacturing needs for high-end MEMS devices."

Challenges of Scaling MEMS Wafer Bonding into Production

Many MEMS devices have extremely small moving parts, which must be protected from the external environment. Wafer-level capping can seal a wafer's worth of MEMS devices in one operation, and these capped devices can then be packaged into much simpler and lower-cost packages. Metal-based aligned wafer bonding is the preferred approach to MEMS wafer bonding, but is challenging to implement due to the high process temperatures involved as well as the presence of oxides that form on the bonding metal layers. As MEMS die and feature sizes decrease, achieving tighter wafer alignment accuracy also becomes increasingly important.

At the same time, vacuum encapsulation is increasingly needed for certain MEMS devices in order to reduce power consumption caused by parasitic drag, reduce convection heat transfer, or prevent oxide corrosion. Maintaining the required vacuum level for the entire wafer bonding process has been a key challenge for ramping these devices into high-volume production.

Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: